{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:38:41Z","timestamp":1725493121503},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540003557"},{"type":"electronic","value":"9783540363859"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1007\/3-540-36385-8_24","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T10:15:41Z","timestamp":1192875341000},"page":"234-245","source":"Crossref","is-referenced-by-count":0,"title":["Design of Aliasing Free Space Compressor in BIST with Maximal Compaction Ratio Using Concepts of Strong and Weak Compatibilities of Response Data Outputs and Generalized Sequence Mergeability"],"prefix":"10.1007","author":[{"given":"Sunil R.","family":"Das","sequence":"first","affiliation":[]},{"given":"Mansour H.","family":"Assaf","sequence":"additional","affiliation":[]},{"given":"Emil M.","family":"Petriu","sequence":"additional","affiliation":[]},{"given":"Sujoy","family":"Mukherjee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,12,16]]},"reference":[{"key":"24_CR1","doi-asserted-by":"publisher","first-page":"1725","DOI":"10.1109\/19.982974","volume":"50","author":"S. R. Das","year":"2001","unstructured":"Das, S. R., Ramamoorthy, C. V., Assaf, M. H., Petriu, E. M., Jone, W. B.: Fault Tolerance in Systems Design in VLSI Using Data Compression Under Constraints of Failure Probabilities. IEEE Trans. Instrum. Meas. 50 (2001) 1725\u20131747.","journal-title":"IEEE Trans. Instrum. Meas"},{"key":"24_CR2","volume-title":"Built-In Test for VLSI: Pseudorandom Techniques","author":"P. H. Bardell","year":"1987","unstructured":"Bardell, P. H., McAnney, W. H., Savir, J.: Built-In Test for VLSI: Pseudorandom Techniques. Wiley Interscience, New York (1987)."},{"key":"24_CR3","first-page":"309","volume":"3","author":"W. B. Jone","year":"1991","unstructured":"Jone, W. B., Das, S. R.: Space Compression Method for Built-In Self-Testing of VLSI Circuits. Int. J. Comput. Aided VLSI Des. 3 (1991) 309\u2013322.","journal-title":"Int. J. Comput. Aided VLSI Des"},{"key":"24_CR4","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/12.46290","volume":"C-39","author":"M. Karpovsky","year":"1990","unstructured":"Karpovsky, M., Nagvajara, P.: Optimal Robust Compression of Test Responses. IEEE Trans. Comput. C-39 (1990) 138\u2013141.","journal-title":"IEEE Trans. Comput"},{"key":"24_CR5","series-title":"Tech. Rep","volume-title":"On the Generation of Test Patterns for Combinational Circuits","author":"H. K. Lee","year":"1993","unstructured":"Lee, H. K., Ha, D. S.: On the Generation of Test Patterns for Combinational Circuits. Tech. Rep. 12-93, Dept. Elec. Eng., Virginia Polytec. Inst. and State Univ., Blacksburg, VA (1993)."},{"key":"24_CR6","doi-asserted-by":"publisher","first-page":"290","DOI":"10.1109\/TCAD.1987.1270273","volume":"6","author":"Y. K. Li","year":"1987","unstructured":"Li, Y. K., Robinson, J. P.: Space Compression Method with Output Data Modification, IEEE Trans. Comput. Aided Des. 6 ( 1987 ) 290\u2013294.","journal-title":"IEEE Trans. Comput. Aided Des"},{"key":"24_CR7","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MDT.1985.294856","volume":"2","author":"E. J. McCluskey","year":"1985","unstructured":"McCluskey, E. J.: Built-In Self-Test Techniques. IEEE Des. Test Comput. 2 (1985) 21\u201328.","journal-title":"IEEE Des. Test Comput"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, L. N., Reddy, S. M.: COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits. Proc. Int. Test Conf. (1991) 194\u2013203.","DOI":"10.1109\/TEST.1991.519510"},{"key":"24_CR9","doi-asserted-by":"publisher","first-page":"743","DOI":"10.1109\/12.90252","volume":"C-40","author":"D. K. Pradhan","year":"1991","unstructured":"Pradhan, D. K., Gupta, S. K.: A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression. IEEE Trans. Comput. C-40 (1991) 743\u2013763.","journal-title":"IEEE Trans. Comput"},{"key":"24_CR10","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/12.2271","volume":"C-37","author":"S. M. Reddy","year":"1988","unstructured":"Reddy, S. M., Saluja, K., Karpovsky, M. G.: Data Compression Technique for Test Responses. IEEE Trans. Comput. C-37 (1988) 1151\u20131156.","journal-title":"IEEE Trans. Comput"},{"key":"24_CR11","unstructured":"Saluja, K.K., Karpovsky, M.: Testing Computer Hardware Through Compression in Space and Time. Proc. Int. Test Conf. (1983) 83\u201388."},{"key":"24_CR12","doi-asserted-by":"publisher","first-page":"930","DOI":"10.1109\/12.536235","volume":"C-45","author":"J. Savir","year":"1996","unstructured":"Savir, J.: Reducing the MISR Size. IEEE Trans. Comput. C-45 (1996) 930\u2013938.","journal-title":"IEEE Trans. Comput"},{"key":"24_CR13","unstructured":"Chakrabarty, K.: Test Response Compaction for Built-In Self-Testing. Ph.D. Dissertation, Dept. Comp. Sc. Eng., Univ. Michigan, Ann Arbor, MI (1995)."},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Pouya, B. and Touba, N. A.: Synthesis of Zero-Aliasing Elementary-Tree Space Compactors. Proc. VLSI Test Symp. (1998) 70\u201377.","DOI":"10.1109\/VTEST.1998.670851"},{"key":"24_CR15","volume-title":"System-on-a-Chip: Design and Test","author":"R. Rajsuman","year":"2000","unstructured":"Rajsuman, R.: System-on-a-Chip: Design and Test. Artech House, Boston, MA (2000)."},{"key":"24_CR16","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1109\/T-C.1973.223683","volume":"C-22","author":"S.R. Das","year":"1973","unstructured":"Das, S.R.: On a New Approach for Finding All the Modified Cut-Sets in an Incompatibility Graph, IEEE Trans. Comput. C-22 (1973) 187\u2013193.","journal-title":"IEEE Trans. Comput"}],"container-title":["Lecture Notes in Computer Science","Distributed Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36385-8_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,24]],"date-time":"2019-02-24T08:52:32Z","timestamp":1550998352000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36385-8_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"ISBN":["9783540003557","9783540363859"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-36385-8_24","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2002]]}}}