{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:57:10Z","timestamp":1771613830466,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540004097","type":"print"},{"value":"9783540364009","type":"electronic"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36400-5_12","type":"book-chapter","created":{"date-parts":[[2007,9,2]],"date-time":"2007-09-02T19:59:37Z","timestamp":1188763177000},"page":"144-158","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["2Gbit\/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis"],"prefix":"10.1007","author":[{"given":"A.K.","family":"Lutz","sequence":"first","affiliation":[]},{"given":"J.","family":"Treichler","sequence":"additional","affiliation":[]},{"given":"F.K.","family":"G\u00fcrkaynak","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kaeslin","sequence":"additional","affiliation":[]},{"given":"G.","family":"Basler","sequence":"additional","affiliation":[]},{"given":"A.","family":"Erni","sequence":"additional","affiliation":[]},{"given":"S.","family":"Reichmuth","sequence":"additional","affiliation":[]},{"given":"P.","family":"Rommens","sequence":"additional","affiliation":[]},{"given":"S.","family":"Oetiker","sequence":"additional","affiliation":[]},{"given":"W.","family":"Fichtner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,2,17]]},"reference":[{"key":"12_CR1","unstructured":"Daemen, J., Rijmen, V.: AES Proposal: Rijndael. Submission to the First Advanced Encryption Standard Candidate Conference. Ventura CA, August 1998."},{"key":"12_CR2","unstructured":"Anderson, R., Biham, E., Knudsen, L.: Serpent: A Proposal for the Advanced Encryption Standard. Submission to the First Advanced Encryption Standard Candidate Conference. Ventura CA, August 1998."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Nechvatal, J., Barker, E., Bassham, L., Burr, W., Dworkin, M., Foti, J., Roback, E.: Report on the Development of the Advanced Encryption Standard (AES). NIST, Computer Security Division, Information Technology Laboratory, October 2000.","DOI":"10.6028\/jres.106.023"},{"key":"12_CR4","unstructured":"Weeks, B., Bean, M., Rozylowicz, T., Ficke, C.: Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms. National Security Agency (NSA)."},{"key":"12_CR5","unstructured":"Kaeslin, H.: From Algorithms to Architectures. Lecture Notes in VLSI Design, Microelectronics Design Center, ETH Z\u00fcrich."},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Kuo, H., Verbauwhede, I.: Architectural Optimization for a 1.82Gbits\/sec VLSI Implementation of the Rijndael Algorithm. Proceedings of the Third International Workshop of Cryptographic Hardware and Embedded Systems CHES 2001, Paris, May 2001.","DOI":"10.1007\/3-540-44709-1_6"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Elbirt, A., Yip, W., Chetwynd, B., Paar, C.: An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. IEEE Transactions on VLSI, August 2001, vol. 9, no. 4, 545\u2013557.","DOI":"10.1109\/92.931230"},{"key":"12_CR8","unstructured":"Ichikawa, T., Kasuya, T., Matsui, M.: Hardware Evaluation of the AES Finalists. Proceedings of the Third Advanced Encryption Standard Candidate Conference, New York, April 2000, 279\u2013285."},{"key":"12_CR9","unstructured":"Gaj, K., Chodowiec, P.: Comparison of the hardware performance of the AES candidates using reconfigurable hardware. Proceedings of the Third Advanced Encryption Standard Candidate Conference, New York, April 2000, 40\u201354."},{"key":"12_CR10","unstructured":"Weaver, N., Wawrzynek, J.: A Comparison of the AES Candidates Amenability to FPGA Implementation. Proceedings of the Third Advanced Encryption Standard Candidate Conference, New York, April 2000, 28\u201339."},{"key":"12_CR11","unstructured":"Gaj, K., Chodowiec, P.: Hardware performance of the AES finalists-survey and analysis of results. Technical Report, George Mason University, September 2000."},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Dworkin, M.: Recommendation for Block Cipher Modes of Operation-Methods and Techniques. NIST Special Publication 800-38A, 2001.","DOI":"10.6028\/NIST.SP.800-38a"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2002"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36400-5_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T21:25:02Z","timestamp":1558473902000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36400-5_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540004097","9783540364009"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-36400-5_12","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"17 February 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}