{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T19:27:14Z","timestamp":1776886034474,"version":"3.51.2"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540004097","type":"print"},{"value":"9783540364009","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36400-5_14","type":"book-chapter","created":{"date-parts":[[2007,9,2]],"date-time":"2007-09-02T23:59:37Z","timestamp":1188777577000},"page":"172-186","source":"Crossref","is-referenced-by-count":93,"title":["An Optimized S-Box Circuit Architecture for Low Power AES Design"],"prefix":"10.1007","author":[{"given":"Sumio","family":"Morioka","sequence":"first","affiliation":[]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,2,17]]},"reference":[{"key":"14_CR1","unstructured":"J. Daemen and V. Rijmen, \u201cAES Proposal: Rijndael,\u201d http:\/\/csrc.nist.gov\/ encryption\/aes\/rijndael\/Rijndael.pdf ."},{"key":"14_CR2","unstructured":"National Institute of Standards and Technology (NIST), \u201cAdvanced Encryption Standard (AES)\u201d, FIPS Publication 197, http:\/\/csrc.nist.gov\/encryption\/ aes\/index.html , Nov. 2001."},{"key":"14_CR3","series-title":"Lect Notes Comput Sci","first-page":"53","volume-title":"Architectural Optimization for a 1.82 Gbits\/sec VLSI Implementation of the AES Rijndael Algorithm","author":"H. Kuo","year":"2001","unstructured":"H. Kuo et al., \u201cArchitectural Optimization for a 1.82 Gbits\/sec VLSI Implementation of the AES Rijndael Algorithm,\u201d Proc. CHES2001, LNCS Vol. 2162, pp. 53\u201367, 2001."},{"key":"14_CR4","unstructured":"B. Weeks et al., \u201cHardware Performance Simulation of Round 2 Advanced Encryption Standard Algorithm,\u201d http:\/\/csrc.nist.gov\/encryption\/aes\/round2\/ NSA-AESfinalreport.pdf ."},{"key":"14_CR5","series-title":"Lect Notes Comput Sci","first-page":"68","volume-title":"High performance single-chip FPGA Rijndael algorithm implementations","author":"M. McLoone","year":"2001","unstructured":"M. McLoone et al., \u201cHigh performance single-chip FPGA Rijndael algorithm implementations,\u201d Proc. CHES2001, LNCS Vol. 2162, pp. 68\u201380, 2001."},{"key":"14_CR6","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1007\/3-540-45150-1","volume-title":"Two methods of Rijndael implementation in reconfigurable hardware","author":"V. Fischer","year":"2001","unstructured":"V. Fischer et al, \u201cTwo methods of Rijndael implementation in reconfigurable hardware,\u201d Proc. CHES2001, LNCS Vol. 2162, pp. 81\u201396, 2001."},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"A.P. Chandrakasan and R.W. Brodersen (eds.), Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"14_CR8","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"342","DOI":"10.1007\/BFb0052247","volume-title":"CRYPTO\u201997","author":"J. Guajardo","year":"1997","unstructured":"J. Guajardo and C. Paar, \u201cEfficient Algorithms for Elliptic Curve Cryptosystems,\u201d CRYPTO\u201997, LNCS Vol. 1294, pp. 342\u2013356, 1997."},{"key":"14_CR9","series-title":"Lect Notes Comput Sci","first-page":"175","volume-title":"Efficient Rijndael encryption implementation with composite field arithmetic","author":"A. Rudra","year":"2001","unstructured":"A. Rudra et al, \u201cEfficient Rijndael encryption implementation with composite field arithmetic,\u201d Proc. CHES2001, LNCS Vol. 2162, pp. 175\u2013188, 2001."},{"key":"14_CR10","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology-ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"A. Satoh, S. Morioka, K. Takano, and S. Munetoh, \u201cA Compact Rijndael Hardware Architecture with S-Box Optimization,\u201d Advances in Cryptology-ASIACRYPT 2001, LNCS Vol. 2248, pp. 239\u2013254, 2001."},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"T. Sasao, \u201cAND-EXOR expressions and their optimization\u201d, in Sasao, editor: Logic Synthesis and Optimization, Kluwer Academic Publishers, pp. 287\u2013312, 1993.","DOI":"10.1007\/978-1-4615-3154-8_13"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"I.F. Blake, X. Gao, R.C. Mullin, S.A. Vanstone and T. Yaghoobian, Applications of Finite Fields, Kluwer Academic Publishers. 1993.","DOI":"10.1007\/978-1-4757-2226-0"},{"issue":"3","key":"14_CR13","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1016\/0890-5401(88)90024-7","volume":"78","author":"T. Itoh","year":"1988","unstructured":"T. Itoh and S. Tsujii, \u201cA Fast Algorithm for Computing Multiplicative Inverses in GF(2m) using Normal Bases,\u201d Information and Computation, Vol.78, No. 3, pp. 171\u2013177, 1988.","journal-title":"Information and Computation"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"S. Morioka and Y. Katayama, \u201cO(log2m) Iterative Algorithm for Multiplicative Inverse in GF(2m),\u201d IEEE Intl. Symp. On Info. Theory (ISIT2000), pp. 449 ff., 2000.","DOI":"10.1109\/ISIT.2000.866747"},{"issue":"8","key":"14_CR15","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R.E. Bryant","year":"1986","unstructured":"R.E. Bryant, \u201cGraph-Based Algorithms for Boolean Function Manipulation,\u201d IEEE Trans. on Computers, Vol. C-35, No. 8, pp. 677\u2013691, 1986.","journal-title":"IEEE Trans. on Computers"},{"key":"14_CR16","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1007\/3-540-44585-4_45","volume-title":"Towards Efficient Verification of Arithmetic Algorithms over Galois Fields GF(2m)","author":"S. Morioka","year":"2001","unstructured":"S. Morioka, Y. Katayama, and T. Yamane, \u201cTowards Efficient Verification of Arithmetic Algorithms over Galois Fields GF(2m),\u201d 13th Conference on Computer Aided Verification (CAV\u201901), LNCS Vol. 2102, pp. 465\u2013477, 2001."},{"key":"14_CR17","unstructured":"S. Morioka and A. Satoh, \u201cA 10 Gbps Full-AES Crypto Design with a Twisted-BDD SBox Architecture,\u201d 2002 IEEE Intl. Conf. on Computer Design (ICCD2002), 2002."},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"S. Morioka and Y. Katayama, \u201cDesign Methodology for one-shot Reed-Solomon Encoder and Decoder,\u201d 1999 IEEE Intl. Conf. on Computer Design (ICCD\u201999), pp. 60\u201367, 1999.","DOI":"10.1109\/ICCD.1999.808384"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems - CHES 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36400-5_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T20:24:57Z","timestamp":1737404697000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36400-5_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540004097","9783540364009"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-36400-5_14","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2003]]}}}