{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:02:29Z","timestamp":1777125749203,"version":"3.51.4"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540007302","type":"print"},{"value":"9783540365532","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36553-2_37","type":"book-chapter","created":{"date-parts":[[2007,10,7]],"date-time":"2007-10-07T03:36:26Z","timestamp":1191728186000},"page":"410-421","source":"Crossref","is-referenced-by-count":3,"title":["A Note on Designing Logical Circuits Using SAT"],"prefix":"10.1007","author":[{"given":"Giovani Gomez","family":"Estrada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,6,24]]},"reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"R. K. Brayton, G. D. Hachtel, C. T. McMullen, A. L. Sangiovanni-Vincentelli: Logic minimization algorithms for VLSI synthesis, Kluwer, 1984.","DOI":"10.1007\/978-1-4613-2821-6"},{"issue":"6","key":"37_CR2","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"6","author":"R. K. Brayton","year":"1987","unstructured":"R. K. Brayton, R. Rudell, A. L. Sangiovanni-Vincentelli, A. R. Wang: MIS: A multiple-level logic optimization system. IEEE Trans. on Computer Aided Design, vol. 6(6), pp. 1062\u20131081, 1987.","journal-title":"IEEE Trans. on Computer Aided Design"},{"issue":"2","key":"37_CR3","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1080\/03052150210918","volume":"34","author":"C. A. Coello","year":"2002","unstructured":"C. A. Coello, R. L. Zavala, B. Mendoza, A. Hernandez: Automated Design of Combinational Logic Circuits using the Ant System. Engineering Optimization, vol. 34(2), pp. 109\u2013127, 2002.","journal-title":"Engineering Optimization"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"C. A. Coello, A. Hernandez: Design of Combinational Logic Circuits through an Evolutionary Multiobjective Optimization Approach. Artificial Intelligence for Engineering, Design, Analysis and Manufacture, vol. 16(1), 2002.","DOI":"10.1017\/S0890060401020054"},{"key":"37_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1007\/3-540-45841-7_15","volume-title":"A probabilistic 3-SAT algorithm further improved","author":"T. Hofmeister","year":"2002","unstructured":"T. Hofmeister, U. Sch\u00f6ning, R. Schuler, O. Watanabe: A probabilistic 3-SAT algorithm further improved. Proc. of the STACS, Springer-Verlag LNCS 2285, pp. 192\u2013202, March, 2002."},{"key":"37_CR6","unstructured":"T. Kalganova: Evolvable Hardware Design for Combinational Logic Circuits, PhD thesis, School of Computing, Napier University, UK, 2000."},{"key":"37_CR7","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/BF01581082","volume":"57","author":"A. Kamath","year":"1992","unstructured":"A. Kamath, N. Karmarkar, K. Ramakrishnan, M. Resende: A continuous approach to inductive inference. Mathematical programming, vol. 57, pp. 215\u2013238, 1992.","journal-title":"Mathematical programming"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"A. Kamath, N. Karmarkar, K. Ramakrishnan, M. Resende: An interior point approach to boolean vector function synthesis. Proc. of the MSCAS, pp. 185\u2013189, 1993.","DOI":"10.1109\/MWSCAS.1993.343098"},{"key":"37_CR9","unstructured":"C. M. Li: Integrating Equivalency reasoning into Davis-Putnam procedure. Proc. of the AAAI, pp. 291\u2013296, 2000."},{"issue":"1\/2","key":"37_CR10","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1023\/A:1010016313373","volume":"1","author":"J. F. Miller","year":"2000","unstructured":"J. F. Miller, D. Job, V. K. Vassilev: Principles in the evolutionary design of digital circuits\u2014Part I. Genetic programming and evolvable machines, vol 1(1\/2), pp. 7\u201335, 2000.","journal-title":"Genetic programming and evolvable machines"},{"key":"37_CR11","unstructured":"B. Selman, H. Levesque, D. Mitchell: A New Method for Solving Hard Satisfiability Problems. Proc. of the AAAI, pp. 440\u2013446, 1992."},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"B. Selman, H. Kautz, B. Cohen: Local Search Strategies for Satisfiability Testing. Cliques, Coloring, and Satisfiability: Second DIMACS Implementation Challenge. David S. Johnson and Michael A. Trick, ed. DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 26, AMS, 1996.","DOI":"10.1090\/dimacs\/026\/25"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36553-2_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,24]],"date-time":"2019-02-24T01:11:21Z","timestamp":1550970681000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36553-2_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540007302","9783540365532"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-36553-2_37","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2003]]}}}