{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:40:04Z","timestamp":1725550804664},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540008521"},{"type":"electronic","value":"9783540365693"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36569-9_30","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:12:05Z","timestamp":1269897125000},"page":"451-463","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Hardware Implementation of Modular Multiplication and Exponentiation for Public-Key Cryptography"],"prefix":"10.1007","author":[{"given":"Nadia","family":"Nedjah","sequence":"first","affiliation":[]},{"given":"Luiza","family":"de Macedo Mourelle","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,4,15]]},"reference":[{"key":"30_CR1","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1145\/359340.359342","volume":"21","author":"R. Rivest","year":"1978","unstructured":"R. Rivest, A. Shamir and L. Adleman, A method for obtaining digital signature and public-key cryptosystems, Communications of the ACM, 21:120\u2013126, 1978.","journal-title":"Communications of the ACM"},{"key":"30_CR2","series-title":"Lect Notes Comput Sci","first-page":"368","volume-title":"Advances in Crypltology","author":"E. F. Brickell","year":"1989","unstructured":"E. F. Brickell, A survey of hardware implementation of RSA, In G. Brassard, ed., Advances in Crypltology, Proceedings of CRYPTO\u201998, Lecture Notes in Computer Science 435:368\u2013370, Springer-Verlag, 1989."},{"issue":"3","key":"30_CR3","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1109\/12.210181","volume":"42","author":"C. D. Walter","year":"1993","unstructured":"C. D. Walter, Systolic modular multiplication, IEEE Transactions on Computers, 42(3):376\u2013378, 1993.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"30_CR4","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1049\/ip-cdt:20000638","volume":"147","author":"C. D. Walter","year":"2000","unstructured":"C. D. Walter, An improved linear systolic array for fast modular exponentaition, IEE Computers and Digital Techniques, 147(5):323\u2013328, 2000.","journal-title":"IEE Computers and Digital Techniques"},{"issue":"9","key":"30_CR5","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1049\/el:19980624","volume":"34","author":"A. Tiountchik","year":"1998","unstructured":"A. Tiountchik, Systolic modular exponentiation via Montgomery algorithm, Electronic Letters, 34(9):874\u2013875, 1998.","journal-title":"Electronic Letters"},{"issue":"3","key":"30_CR6","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1002\/ecjc.4430770304","volume":"77","author":"K. Iwamura","year":"1994","unstructured":"K. Iwamura, T. Matsumoto and H. Imai, Montgomery modular multiplictaion and systolic arrays suitable for modular exponentiation, Electronics and Communications in Japan, 77(3):40\u201351, 1994.","journal-title":"Electronics and Communications in Japan"},{"key":"30_CR7","unstructured":"T. Blum and C. Paar, Montgmery modular exponentiation on econfigurable hardware, 14th IEEE Symposium on Computer Arithmetic, April 14\u201316, 1999, Adelaide, Australia."},{"key":"30_CR8","unstructured":"J. Rabaey, Digital integrated circuits: A design perspective, Prentice-Hall, 1995."},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"N. Nedjah and L. M. Mourelle, Yet another implementation of modular multiplication, Proceedings of 13th. Symposium of Computer Architecture and High Performance Computing, IFIP, Brasilia, Brazil, pp. 70\u201375, September 2001.","DOI":"10.5753\/sbac-pad.2001.22195"},{"key":"30_CR10","unstructured":"N. Nedjah and L. M. Mourelle, Simulation model for hardware implementation of modular multiplication, Proceedings of WSES\/IEEE International. Conference on Simulation, Knights Island, Malta, September 2001."},{"key":"30_CR11","doi-asserted-by":"publisher","first-page":"519","DOI":"10.2307\/2007970","volume":"44","author":"P. L. Montgomery","year":"1985","unstructured":"P. L. Montgomery, Modular multiplication without trial division, Mathematics of Computation 44, pp. 519\u2013521, 1985.","journal-title":"Mathematics of Computation"},{"key":"30_CR12","unstructured":"L. M. Mourelle and N. Nedjah, Reduced hardware Architecture for the Montgomery modular multiplication, Proceedings of the third WSEAS Transactions on Systems, 1(1):63\u201367, January 2002."},{"key":"30_CR13","unstructured":"\u00c7. K. Ko\u00e7, High-speed RSA implementation, Technical report, RSA Laboratories, RSA Data Security, Inc. Redwood City, CA, USA, November 1994."},{"key":"30_CR14","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1006\/jagm.1997.0913","volume":"27","author":"D. M. Gordon","year":"1998","unstructured":"D. M. Gordon, A survey of Fast exponentiation methods, Journal of Algorithms 27, pp. 129\u2013146, 1998","journal-title":"Journal of Algorithms"},{"key":"30_CR15","unstructured":"Xilinx, Inc. Foundation Series Software, http:\/\/www.xilinx.com ."},{"key":"30_CR16","unstructured":"Z. Navabi, VHDL-Analysis and modeling of digital systems, McGraw Hill, Second Edition, 1998."},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"N. Nedjah and L. M. Mourelle, Two Hardware Implementations for the Montgomery Modular Multiplication: Parallel vs. Sequential, Proceedings of 15th. Symposium on Integrated Circuits and Systems Design, IEEE Computer Society, Porto Alegre, Brazil, pp. 3\u20138, September 2002.","DOI":"10.1109\/SBCCI.2002.1137629"},{"key":"30_CR18","doi-asserted-by":"crossref","unstructured":"N. Nedjah and L. M. Mourelle, Reconfigurable Hardware Implementation of Montgomery Modular Multiplication and Parallel Binary Exponentiation, Proceedings of Euromicro Symposium on Digital Systems Design, IEEE Computer Society, Dortmund, Germany, pp. 226\u2013233, September 2002.","DOI":"10.1109\/DSD.2002.1115373"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing for Computational Science \u2014 VECPAR 2002"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36569-9_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T09:45:25Z","timestamp":1685526325000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36569-9_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540008521","9783540365693"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-36569-9_30","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}