{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:19:14Z","timestamp":1740028754862,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540008989"},{"type":"electronic","value":"9783540365778"}],"license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36577-x_41","type":"book-chapter","created":{"date-parts":[[2010,3,29]],"date-time":"2010-03-29T21:12:04Z","timestamp":1269897124000},"page":"569-584","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Code-Based Test Generation for Validation of Functional Processor Descriptions"],"prefix":"10.1007","author":[{"given":"Fabrice","family":"Baray","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Codognet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Diaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henri","family":"Michel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,2,28]]},"reference":[{"key":"41_CR1","unstructured":"http:\/\/www-gap.dcs.st-and.ac.uk\/~history\/Miscellaneous\/StirlingBell\/bell.html ."},{"key":"41_CR2","doi-asserted-by":"crossref","unstructured":"Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, and Gil Shurek. Test program generation for functional verification of powerpc processors in IBM. In Design Automation Conference, pages 279\u2013285, 1995.","DOI":"10.1145\/217474.217542"},{"key":"41_CR3","doi-asserted-by":"crossref","unstructured":"Fran\u00e7oise Casaubieilh, Anthony McIsaac, Mike Benjamin, Mike Bartley, Fran\u00e7ois Pogodalla, Fr\u00e9d\u00e9ric Rocheteau, Mohamed Belhadj, Jeremy Eggleton, G\u00e9rard Mas, Geoff Barrett, and Christian Berthet. Functional verification methodology of chameleon processor. In Design Automation Conference, DAC\u201996, pages 421\u2013426, Las Vegas, Nevada, USA, 1996.","DOI":"10.1145\/240518.240599"},{"key":"41_CR4","unstructured":"P. Codognet and D. Diaz. The gnu prolog system and its implementation. Journal of Functional and Logic Programming, 6, Oct 2001."},{"key":"41_CR5","doi-asserted-by":"crossref","unstructured":"Philippe Codognet and Daniel Diaz. Compiling Constraints in clp(FD). Journal of Logic Programming, 27(3), June 1996.","DOI":"10.1016\/0743-1066(95)00121-2"},{"key":"41_CR6","doi-asserted-by":"crossref","unstructured":"R. Cytron, J. Ferrante, B.K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. Efficiently computing static single assignment form and the control dependence graph. Transactions on Programming Languages and Systems, 4:451\u2013490, Oct 1991.","DOI":"10.1145\/115372.115320"},{"key":"41_CR7","doi-asserted-by":"crossref","unstructured":"Richard A. DeMillo, Richard J. Lipton, and Frederick G. Sayward. Hints on test data selection: Help for the practicing programmer. IEEE Computer, pages 34\u201341, April 1978.","DOI":"10.1109\/C-M.1978.218136"},{"key":"41_CR8","doi-asserted-by":"crossref","unstructured":"Fabrizio Ferrandi, Michele Rendine, and Donatella Sciuto. Functional Verification for SystemC Descriptions Using Constraint Solving. In Carlos Delgado Kloos and Jose da Franca, editors, Design Automation and Test in Europe (DATE\u201902), pages 744\u2013751, Paris, France, 4\u20138 March 2","DOI":"10.1109\/DATE.2002.998382"},{"key":"41_CR9","unstructured":"Arnaud Gotlieb. G\u00e9n\u00e9ration automatique de cas de test structurel avec la programmation logique par contraintes. PhD thesis, Universit\u00e9 de Nice-Sophia Antipolis, 2000."},{"key":"41_CR10","doi-asserted-by":"crossref","unstructured":"Richard C. Ho, C. Han Yang, Mark A. Horowitz, and David L. Dill. Architecture validation for processors. In ISCA, pages 404\u2013413, 1995.","DOI":"10.1145\/225830.224450"},{"key":"41_CR11","unstructured":"ISO\/IEC 9899. Programming languages-C,.first edition, 1990."},{"key":"41_CR12","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1016\/0743-1066(94)90033-7","volume":"19","author":"J. Jaffar","year":"1994","unstructured":"Joxan Jaffar and Michael J. Maher. Constraint logic programming: A survey. The Journal of Logic Programming, 19 & 20:503\u2013582, 1994.","journal-title":"The Journal of Logic Programming"},{"key":"41_CR13","unstructured":"D. A. Patterson and J. L. Henessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990."},{"key":"41_CR14","doi-asserted-by":"crossref","unstructured":"Shai Rubin, Moshe Levinger, Randal Pratt, and william Moore. Fast construction of test-program generators for digital signal processors. In ICASPP\u201999 Conference Proceedings, 1999.","DOI":"10.1109\/ICASSP.1999.758317"},{"key":"41_CR15","unstructured":"David M. Russino. and Arthur Flatau. Rtl: A verrified floating-point multiplier. In M. Kaufmann, P. Manolios, and J S. Moore, editors, Computer Aided Reasoning: ACL2 Case Studies, pages 199\u2013200. Kluwer Academic Press, 2000."},{"key":"41_CR16","doi-asserted-by":"crossref","unstructured":"P. van Hentenryck et al. V. Saraswat. Constraint programming. ACM Computing Surveys, 28, Dec 1996.","DOI":"10.1145\/242224.242322"},{"key":"41_CR17","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1109\/92.386221","volume":"3","author":"R. Vemuri","year":"1995","unstructured":"R. Vemuri and R. Kalyanaraman. Generation of design verification tests from behavioral vhdl programs using path enumeration and constraint programming. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 3:201\u2013214, 1995.","journal-title":"Very Large Scale Integration (VLSI) Systems, IEEE Transactions on"},{"key":"41_CR18","volume-title":"The SPARC architecture manual (version 9)","author":"D. L. Weaver","year":"1994","unstructured":"David L. Weaver and Tom Germond. The SPARC architecture manual (version 9). Prentice-Hall PTR, Upper Saddle River, NJ 07458,USA, 1994."}],"container-title":["Lecture Notes in Computer Science","Tools and Algorithms for the Construction and Analysis of Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36577-X_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T19:09:42Z","timestamp":1739992182000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36577-X_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540008989","9783540365778"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-36577-x_41","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]},"assertion":[{"value":"28 February 2003","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}