{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:40:30Z","timestamp":1725486030141},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540009047"},{"type":"electronic","value":"9783540365792"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36579-6_22","type":"book-chapter","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T18:15:58Z","timestamp":1181240158000},"page":"303-319","source":"Crossref","is-referenced-by-count":1,"title":["Integrating High-Level Optimizations in a Production Compiler: Design and Implementation Experience"],"prefix":"10.1007","author":[{"given":"Somnath","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"Abhay","family":"Kanhere","sequence":"additional","affiliation":[]},{"given":"Rakesh","family":"Krishnaiyer","sequence":"additional","affiliation":[]},{"given":"Dattatraya","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chu-Cheow","family":"Lim","sequence":"additional","affiliation":[]},{"given":"John","family":"Ng","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,2,28]]},"reference":[{"key":"22_CR1","unstructured":"R. Allen and K. Kennedy, Optimizing Compilers for Modern Architectures, Morgan Kaufmann Publishers, 2002."},{"key":"22_CR2","unstructured":"S. Carr, \u201cMemory-Hierarchy Management\u201d Ph.D. Thesis, Rice University, July 1994."},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"J. Huck, D. Morris, J. Ross, A. Knies, H. Mulder, and R. Zahir, \u201cIntroducing the IA-64 Architecture,\u201d IEEE Micro, Sept-Oct 2000, 12\u201323.","DOI":"10.1109\/40.877947"},{"key":"22_CR4","unstructured":"R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, C. Lim, J. Ng, D. Sehr, \u201cAn Advanced Optimizer for the IA-64 Architecture,\u201d IEEE Micro, Nov-Dec 2000."},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"M.S. Lam, \u201cSoftware Pipelining: An Effective Scheduling Technique for (VLIW) Machines,\u201d in Proceedings of the ACM SIGPLAN 1988 Conference on Programming Language Design and Implementation, June1988, 318\u2013328.","DOI":"10.1145\/53990.54022"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"W. Li and K. Pingali, \u201cA Singular Loop Transformation Framework Based on Non-Singular Matrices,\u201d International Journal of Parallel Programming, volume 22 (2), 1994.","DOI":"10.1007\/BF02577874"},{"key":"22_CR7","unstructured":"S. Muchnik, Advanced Compiler Design Implementation, Morgan Kaufman, 1997."},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Singhai & McKinley, \u201cA parameterized Loop Fusion Algorithm for Improving Parallelism and Cache Locality\u201d, by The Computer Journal, 1997\"","DOI":"10.1093\/comjnl\/40.6.340"},{"key":"22_CR9","unstructured":"M. Wolfe, High Performance Compilers for Parallel Computing, Addison-Wesley, 1996."}],"container-title":["Lecture Notes in Computer Science","Compiler Construction"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36579-6_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T20:25:38Z","timestamp":1556483138000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36579-6_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540009047","9783540365792"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-36579-6_22","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}