{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:00Z","timestamp":1759146540389,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540010289"},{"type":"electronic","value":"9783540366126"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36612-1_1","type":"book-chapter","created":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T08:44:14Z","timestamp":1178527454000},"page":"1-17","source":"Crossref","is-referenced-by-count":6,"title":["Early-Stage Definition of LPX: A Low Power Issue-Execute Processor"],"prefix":"10.1007","author":[{"given":"P.","family":"Bose","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Cook","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Emma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gschwind","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Jacobson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Karkhanis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Kudva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Schuster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Zyuban","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Albonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dwarkadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,4,1]]},"reference":[{"key":"1_CR1","unstructured":"D. H. Albonesi. The inherent energy efficiency of complexity-effective processors. In Power-Driven Microarchitecture Workshop at ISCA25, June 1998."},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"D.H. Albonesi. Selective cache ways: on-demand cache resource allocation. In Proceedings of the 32nd International Symposium on Microarchitecture (MICRO-32), pages 248\u2013259, Nov. 1999.","DOI":"10.1109\/MICRO.1999.809463"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"C. Anderson et al. Physical design of a fourth-generation power ghz microprocessor. In ISSCC Digest of Technical Papers, page 232, 2001.","DOI":"10.1109\/ISSCC.2001.912617"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory hierarchy reconfiguration for energy and performance in general purpose architectures. In Proceedings of the 33rd International Symposium on Microarchitecture (MICRO-33), pages 245\u2013257, Dec. 2000.","DOI":"10.1145\/360128.360153"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"A. Baniasadi and A. Moshovos. Instruction flow-based front-end throttling for power-aware high performance processors. In Proceedings of International Symposium on Low Power Electronics and Design, August 2001.","DOI":"10.1145\/383082.383088"},{"issue":"4","key":"1_CR6","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"S. Borkar. Design Challenges of Technology Scaling. IEEE Micro, 19(4):23\u201329, July\u2013August 1999.","journal-title":"IEEE Micro"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA-27), June 2000.","DOI":"10.1145\/339647.339657"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"D. Brooks, J.-D. Wellman, P. Bose, and M. Martonosi. Power-Performance Modeling and Tradeoff Analysis for a High-End Microprocessor. In Power Aware Computing Systems Workshop at ASPLOS-IX, Nov. 2000.","DOI":"10.1007\/3-540-44572-2_10"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"A. Buyuktosunoglu et al. An adaptive issue queue for reduced power at high performance. In Power Aware Computing Systems Workshop at ASPLOS-IX, Nov. 2000.","DOI":"10.1007\/3-540-44572-2_3"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"A. Dhodapkar, C. Lim, and G. Cai. TEM2P2EST: A Thermal Enabled Multi-Model Power\/Performance ESTimator. In Power Aware Computing Systems Workshop at ASPLOS-IX, Nov. 2000.","DOI":"10.1007\/3-540-44572-2_9"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"K. Diefendorff, P. Dubey, R. Hochsprung, and H. Scales. AltiVec extension to PowerPC accelerates media processing. IEEE Micro, pages 85\u201395, April 2000.","DOI":"10.1109\/40.848475"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"D. Folegnani and A. Gonzalez. Energy-effective issue logic. In Proceedings of the 28th International Symposium on Computer Architecture (ISCA-28), pages 230\u2013239, June 2001.","DOI":"10.1145\/379240.379266"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"M. Gowan, L. Biro, and D. Jackson. Power considerations in the design of the Alpha 21264 microprocessor. In 35th Design Automation Conference, 1998.","DOI":"10.1145\/277044.277226"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"D. Grunwald, A. Klauser, S. Manne, and A. Pleszkun. Confidence estimation for speculation control. In Proceedings of the 25th International Symposium on Computer Architecture (ISCA-25), pages 122\u201331, June 1998.","DOI":"10.1109\/ISCA.1998.694768"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"K. Inoue et al. Way-predicting set-associative cache for high performance and low energy consumption. In Proceedings of International Symposium on Low Power Electronics and Design, pages 273\u2013275, August 1999.","DOI":"10.1145\/313817.313948"},{"key":"1_CR16","unstructured":"H. Jacobson et al. Synchronous interlocked pipelines. IBM Research Report (To appear in ASYNC-2002) RC 22239, IBM T J Watson Research Center, Oct. 2001."},{"key":"1_CR17","unstructured":"T. Karkhanis et al. Saving energy with just-in-time instruction delivery. submitted for publication."},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"S. Manne, A. Klauser, and D. Grunwald. Pipeline gating: Speculation control for energy reduction. In Proceedings of the 25th International Symposium on Computer Architecture (ISCA-25), pages 132\u201341, June 1998.","DOI":"10.1145\/279361.279377"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"J. Neely et al. CPAM: A Common Power Analysis Methodology for High Performance Design. In Proc. 9th Topical Meeting on Electrical Performance of Electronic Packaging, Oct. 2000.","DOI":"10.1109\/EPEP.2000.895550"},{"key":"1_CR20","unstructured":"D. Ponomarev, G. Kucuk, and K. Ghose. Dynamic allocation of datapath resources for low power. In Workshop on Complexity Effective Design 2001 at ISCA28, June 2001."},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"J. Rabaey and M. Pedram, editors. Low Power Design Methodologies. Kluwer Academic Publishers, 1996. Proceedings of the NATO Advanced Study Institute on Hardware\/Software Co-Design.","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"1_CR22","doi-asserted-by":"crossref","unstructured":"H. Sanchez et al. Thermal management system for high performance PowerPC microprocessors. Digest of Papers-COMPCON-IEEE Computer Society International Conference, page 325, 1997.","DOI":"10.1109\/CMPCON.1997.584744"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"S. Schuster et al. Asynchronous interlocked pipelined CMOS operating at 3.3\u20134.5 GHz. In ISSCC Digest of Technical Papers, pages 292\u2013293, February 2000.","DOI":"10.1109\/ISSCC.2000.839786"},{"key":"1_CR24","series-title":"PhD thesis","volume-title":"Hardware Solutions to Reduce Effective Memory Access Time","author":"V. Srinivasan","year":"2001","unstructured":"V. Srinivasan. Hardware Solutions to Reduce Effective Memory Access Time. PhD thesis, University of Michigan, Ann Arbor, February 2001."},{"key":"1_CR25","unstructured":"V. Srinivasan et al. Recovering single cycle access of primary caches. submitted for publication."},{"issue":"1","key":"1_CR26","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"J. M. Tendler","year":"2002","unstructured":"J. M. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM J. of Research and Development, 46(1):5\u201326, 2002.","journal-title":"IBM J. of Research and Development"},{"key":"1_CR27","unstructured":"S.-H. Yang et al. An energy-efficient high performance deep submicron instruction cache. IEEE Transactions on VLSI, Special Issue on Low Power Electronics and Design, 2001."}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36612-1_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T02:26:47Z","timestamp":1736994407000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36612-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540010289","9783540366126"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/3-540-36612-1_1","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}