{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T03:09:21Z","timestamp":1761620961096},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540010289"},{"type":"electronic","value":"9783540366126"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36612-1_13","type":"book-chapter","created":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T04:44:14Z","timestamp":1178513054000},"page":"197-211","source":"Crossref","is-referenced-by-count":10,"title":["Single Region vs. Multiple Regions: A Comparison of Different Compiler-Directed Dynamic Voltage Scheduling Approaches"],"prefix":"10.1007","author":[{"given":"Chung-Hsing","family":"Hsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kremer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,4,1]]},"reference":[{"key":"13_CR1","unstructured":"N. AbouGhazaleh, D. Moss\u00e9, B. Childers, and R. Melhem. Toward the placement of power management points in real time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power, September 2001."},{"key":"13_CR2","unstructured":"A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. Profile-based dynamic voltage scheduling using program checkpoints in the COPPER framework. In Proceedings of Design, Automation and Test in Europe Conference, March 2002."},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"T. Ball and J. Larus. Using paths to measure, explain, and enhance program behavior. IEEE Computer, 31(7), 2000.","DOI":"10.1109\/2.869371"},{"key":"13_CR4","unstructured":"D. Burger. Hardware Techniques to Improve the Performance of the Processor\/Memory Interface. PhD thesis, Computer Science Department, University of Wisconsin-Madison, 1998."},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin. The SimpleScalar tool set version 2.0. Technical Report 1342, Computer Science Department, University of Wisconsin-Madison, June 1997.","DOI":"10.1145\/268806.268810"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"J. Czyzyk, M. Mesnier, and J. Mor\u00e9. The NEOS server. IEEE Journal on Computational Science and Engineering, 5(3), July\u2013September 1998.","DOI":"10.1109\/99.714603"},{"issue":"9","key":"13_CR7","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277\u20131284, September 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"13_CR8","unstructured":"C.-H. Hsu and U. Kremer. Compiler-directed dynamic voltage scaling based on program regions. Technical Report DCS-TR-461, Department of Computer Science, Rutgers University, November 2001."},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, M. Hsiao, and U. Kremer. Compiler-directed dynamic frequency and voltage scheduling. In Workshop on Power-Aware Computer Systems, November 2000.","DOI":"10.1007\/3-540-44572-2_6"},{"key":"13_CR10","unstructured":"M. Irwin. Low power design: From soup to nuts. Tutorial at the International Symposium on Computer Architecture, June 2000."},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In International Symposium on Low Power Electronics and Design, pages 197\u2013202, August 1998.","DOI":"10.1145\/280756.280894"},{"key":"13_CR12","unstructured":"D. Kroft. Lockup-free instruction fetch\/prefetch cache organization. In Proceedings of the 18th International Symposium on Computer Architecture, pages 81\u201387, May 1981."},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"S. Lee and T. Sakurai. Run-time voltage hopping for low-power real-time systems. In Proceedings of the 37th Conference on Design Automation, pages 806\u2013809, June 2000.","DOI":"10.1145\/337292.337785"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"S. Leyffer. Integrating SQP and branch-and-bound for mixed integer nonlinear programming. Computational Optimization and Applications, 18(3):295\u2013309, March 2001.","DOI":"10.1023\/A:1011241421041"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"J. Lorch and A. Smith. Improving dynamic voltage algorithms with PACE. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems, June 2001.","DOI":"10.1145\/378420.378429"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"A. Manzak and C. Chakrabarti. Variable voltage task scheduling algorithms for minimizing energy. In Proceedings of the International Symposium on Low-Power Electronics and Design, August 2001.","DOI":"10.1145\/383082.383168"},{"key":"13_CR17","unstructured":"D. Moss\u00e9, H. Aydin, B. Childers, and R. Melhem. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Workshop on Compiler and Operating Systems for Low Power, October 2000."},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"T. Mudge. Power: A first class design constraint for future architectures. In Proceedings of International Conference on High Performance Computing, December 2000.","DOI":"10.1007\/3-540-44467-X_20"},{"key":"13_CR19","doi-asserted-by":"crossref","unstructured":"T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In Proceedings of 1998 International Symposium on Low Power Electronics and Design, pages 76\u201381, August 1998.","DOI":"10.1145\/280756.280790"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"S. Raje and M. Sarrafzadeh. Variable voltage scheduling. In International Symposium on Low Power Electronics and Design, pages 9\u201314, August 1995.","DOI":"10.1145\/224081.224084"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"D. Shin and J. Kim. A profile-based energy-efficient intra-task voltage scheduling algorithm for hard real-time applications. In Proceedings of the International Symposium on Low-Power Electronics and Design, August 2001.","DOI":"10.1145\/383082.383162"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"D. Shin, J. Kim, and S. Lee. Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Design and Test of Computers, 18(2), March\/April 2001.","DOI":"10.1109\/54.914596"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"P. Stanley-Marbell, M. Hsiao, and U. Kremer. A hardware architecture for dynamic performance and energy adaptation. In Workshop on Power-Aware Computer Systems, February 2002.","DOI":"10.1007\/3-540-36612-1_3"},{"key":"13_CR24","unstructured":"SUIF. Stanford University Intermediate Format."},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"V. Swaminathan and K. Chakrabarty. Investigating the effect of voltage switching on low-energy task scheduling in hard real-time systems. In Asia South Pacific Design Automation Conference, January\/February 2001.","DOI":"10.1145\/370155.370337"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36612-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T14:56:37Z","timestamp":1556376997000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36612-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540010289","9783540366126"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/3-540-36612-1_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}