{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:41:26Z","timestamp":1737006086728,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540010289"},{"type":"electronic","value":"9783540366126"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36612-1_2","type":"book-chapter","created":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T08:44:14Z","timestamp":1178527454000},"page":"18-32","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Tag-Check Omission: A Low Power Instruction Cache Architecture Exploiting Execution Footprints"],"prefix":"10.1007","author":[{"given":"Koji","family":"Inoue","sequence":"first","affiliation":[]},{"given":"Vasily","family":"Moshnyaga","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,4,1]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Bahar, I., Albera, G., and Manne, S.: Power and Performance Tradeoffs using Various Caching Strategies. Proc. of the 1998 International Symposium on Low Power Electronics and Design, pp. 64\u201369, Aug. 1998.","DOI":"10.1145\/280756.295115"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Bellas, N., Hajj, I., and Polychronopoulos, C.: Using dynamic cache management techniques to reduce energy in a high-performance processor. Proc. of the 1999 International Symposium on Low Power Electronics and Design, pp. 64\u201369, Aug. 1999.","DOI":"10.1145\/313817.313856"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Bellas, N., Hajj, I., Polychronopoulos. C., and Stamoulis, G.: Energy and Performance Improvements in Microprocessor Design using a Loop Cache. Proc. of the 1999 International Conference on Computer Design: VLSI in Computers & Processors, pp. 378\u2013383, Oct. 1999.","DOI":"10.1109\/ICCD.1999.808570"},{"key":"2_CR4","unstructured":"Inoue, K. and Murakami, K.: A Low-Power Instruction Cache Architecture Exploiting Program Execution Footprints. International Symposium on High-Performance Computer Architecture, Work-in-progress session (included in the CD proceedings), Feb. 2001."},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Ishihara, T. and Yasuura, H.: A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors. Proc. of the Design, Automation and Test in Europe Conference, pp617\u2013623, Mar. 2000.","DOI":"10.1145\/343647.343871"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Kamble, M. and Ghose, K.: Analytical Energy Dissipation Models For Low Power Caches. Proc. of the 1997 International Symposium on Low Power Electronics and Design, pp. 143\u2013148, Aug. 1997.","DOI":"10.1145\/263272.263310"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Kamble, M. and Ghose, K.: Energy-Efficiency of VLSI Caches: A Comparative Study. Proc. of the 10th International Conference on VLSI Design, pp. 261\u2013267, Jan. 1997.","DOI":"10.1109\/ICVD.1997.568087"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., and Mngione-Smith, W.: The Filter Cache: An Energy Efficient Memory Structure. Proc. of the 30th Annual International Symposium on Microarchitecture, pp. 184\u2013193, Dec. 1997.","DOI":"10.1109\/MICRO.1997.645809"},{"key":"2_CR9","unstructured":"Ma, A., Zhang, M., and Asanovi\u0107, K.: Way Memorization to Reduce Fetch Energy in Instruction Caches. ISCA Workshop on Complexity Effective Design, July 2001."},{"key":"2_CR10","unstructured":"Panda, R., Dutt, N., and Nicolau, A.: Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. Proc. of European Design & Test Conference, Mar. 1997."},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Panwar, R. and Rennels, D.: Reducing the frequency of tag compares for low power I-cache design. Proc. of the 1995 International Symposium on Low Power Electronics and Design, Aug. 1995.","DOI":"10.1145\/224081.224092"},{"key":"2_CR12","unstructured":"Wilton, S. and Jouppi, N.: An Enhanced Access and Cycle Time Model for On-Chip Caches. WRL Research Report 93\/5, July 1994."},{"key":"2_CR13","unstructured":"Witchel, E., Larsen, S., Ananian, C., and Asanovi\u0107, K.: Direct Addressed Caches for Reduced Power Consumption. Proc. of the 34th International Symposium on Microarchitecture, Dec. 2001."},{"key":"2_CR14","unstructured":"MediaBench, URL: http:\/\/www.cs.ucla.edu\/~leec\/mediabench\/ ."},{"key":"2_CR15","unstructured":"\u201cSimpleScalar Simulation Tools for Microprocessor and System Evaluation,\u201d URL: http:\/\/www.simplescalar.org\/ ."},{"key":"2_CR16","unstructured":"SPEC (Standard Performance Evaluation Corporation), URL: http:\/\/www.specbench.org\/osg\/cpu95 ."}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36612-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T02:26:56Z","timestamp":1736994416000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36612-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540010289","9783540366126"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-36612-1_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}