{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:12:22Z","timestamp":1744697542755},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540010289"},{"type":"electronic","value":"9783540366126"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36612-1_3","type":"book-chapter","created":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T08:44:14Z","timestamp":1178527454000},"page":"33-52","source":"Crossref","is-referenced-by-count":3,"title":["A Hardware Architecture for Dynamic Performance and Energy Adaptation"],"prefix":"10.1007","author":[{"given":"Phillip","family":"Stanley-Marbell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael S.","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kremer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,4,1]]},"reference":[{"key":"3_CR1","unstructured":"RDRAM. http:\/\/www.rambus.com , 1999."},{"issue":"2000","key":"3_CR2","first-page":"1","volume":"2","author":"D.H. Albonesi","year":"2000","unstructured":"D.H. Albonesi. Selective cache ways: On-demand cache resource allocation. Journal of Instruction Level Parallelism, 2(2000):1\u20136, May 2000.","journal-title":"Journal of Instruction Level Parallelism"},{"issue":"4","key":"3_CR3","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1145\/29873.29875","volume":"9","author":"J. R. Allen","year":"1987","unstructured":"J. R. Allen and K. Kennedy. Automatic translation of Fortran programs to vector form. ACM Transactions on Programming Languages and Systems, 9(4):491\u2013542, Oct. 1987.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"D. Brooks and M. Martonosi. Dynamic Thermal Management for High-Performance Microprocessors. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, January 2001.","DOI":"10.1109\/HPCA.2001.903261"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In 27th Annual International Symposium on Computer Architecture, pages 83\u201394, June 2000.","DOI":"10.1145\/339647.339657"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"T.D. Burd and R.W. Brodersen. Design issues for dynamic voltage scaling. In Proceedings of the 2000 International Symposium on Low Power Electronics and Design, ISLPED\u201900, pages 9\u201314, July 2000.","DOI":"10.1145\/344166.344181"},{"key":"3_CR7","unstructured":"C.-H. Hsu and U. Kremer. Compiler-Directed Dynamic Voltage Scaling Based on Program Regions. Technical Report DCS-TR-461, Department of Computer Science, Rutgers University, November 2001."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-Directed Dynamic Frequency and Voltage Scaling. In Workshop on Power-Aware Computer Systems, ASPLOS-IX, November 2000.","DOI":"10.1007\/3-540-44572-2_6"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"C.-H. Hsu, U. Kremer, and M. Hsiao. Compiler-Directed Dynamic Frequency\/Voltage Scheduling for Energy Reduction in Microprocessors. In Proceedings of the 2001International Symposium on Low Power Electronics and Design, ISLPED\u201901, pages 275\u2013278, August 2001.","DOI":"10.1145\/383082.383165"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas. A Framework for Dynamic Energy Efficiency and Temperature Management. In Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture, pages 202\u2013213, 2000.","DOI":"10.1145\/360128.360149"},{"key":"3_CR11","unstructured":"Intel Corporation. Intel XScale Microarchitecture Technical Summary. Technical report, 2001."},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"A. Iyer and D. Marculescu. Power aware microarchitecture resource scaling. In Proceedings of 2000 Design Automation and Test in Europe, pages 190\u2013196, 2001.","DOI":"10.1109\/DATE.2001.915023"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"A. KleinOsowski, J. Flynn, N. Meares, and D. J. Lilja. Adapting the SPEC2000 Benchmark Suite for Simulation-Based Computer Architecture Research. In Proceedings of the Workshop on Workload Characterization, International Conference on Computer Design, September 2000.","DOI":"10.1007\/978-1-4615-1613-2_4"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"D. Kuck, R. Kuhn, D. Padua, B. Leasure, and M. J. Wolfe. Dependence graphs and compiler optimizations. In Conference Record of the Eighth Annual ACM Symposium on the Principles of Programming Languages, Jan. 1981.","DOI":"10.1145\/567532.567555"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"A. R. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power Aware Page Allocation. In Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 105\u2013116, November 2000.","DOI":"10.1145\/378993.379007"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"T. Pering, T. Burd, and R. Brodersen. Voltage scheduling in the lparm microprocessor system. In Proceedings of the 2000 International Symposium on Low Power Electronics and Design, ISLPED\u201900, pages 96\u2013101, July 2000.","DOI":"10.1145\/344166.344530"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"M.D. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T.N. Vijaykumar. Gated-Vdd: A circuit technique to reduce leakage in cache memories. In ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED\u201900)., pages 90\u201395, July 2000.","DOI":"10.1145\/344166.344526"},{"issue":"1","key":"3_CR18","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/92.920821","volume":"9","author":"M.D. Powell","year":"2001","unstructured":"M.D. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T.N. Vijaykumar. Reducing leakage in a high-performance deep-submicron instruction cache. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1):77\u201389, February 2001.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"H. Sanchez, B. Kuttanna, T. Olson, M. Alexander, G. Gerosa, R. Philip, and J. Alvarez. Thermal Management System for High Performance PowerPC Microprocessors. In Proceedings IEEE Compcon, page 325, February 1997.","DOI":"10.1109\/CMPCON.1997.584744"},{"key":"3_CR20","unstructured":"R. M. Stallman. Using and Porting GNUCC, 1995."},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"P. Stanley-Marbell and M. Hsiao. Fast, flexible, cycle-accurate energy estimation. In ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED\u201901., pages 141\u2013146, August 2001.","DOI":"10.1145\/383082.383120"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"V. Tiwari and M. Lee. Power analysis of a 32-bit embedded microcontroller. In Proceedings, Asia and south Pacific DAC, pages (CD-ROM), August 1995.","DOI":"10.1145\/224818.224890"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. In Proceedings IEEE Symposium on Foundations of Computer Science, pages 374\u2013382, October 1995.","DOI":"10.1109\/SFCS.1995.492493"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin. The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool. In Proceedings of the 37th Conference on Design Automation, pages 340\u2013345, 2000.","DOI":"10.1145\/337292.337436"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36612-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T18:56:32Z","timestamp":1556391392000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36612-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540010289","9783540366126"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-36612-1_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}