{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T09:30:32Z","timestamp":1747906232629},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540010289"},{"type":"electronic","value":"9783540366126"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-36612-1_5","type":"book-chapter","created":{"date-parts":[[2007,5,7]],"date-time":"2007-05-07T08:44:14Z","timestamp":1178527454000},"page":"68-83","source":"Crossref","is-referenced-by-count":2,"title":["An Integrated Heuristic Approach to Power-Aware Real-Time Scheduling"],"prefix":"10.1007","author":[{"given":"Pedro","family":"Mejia","sequence":"first","affiliation":[]},{"given":"Eugene","family":"Levner","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Moss\u00e9","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2003,4,1]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"H. Aydin, R. Melhem, D. Mosse, P. Mejia. \u201cDetermining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics\u201d. EuroMicro Conference on Real-Time Systems, June 2001.","DOI":"10.1109\/12.908988"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"H. Aydin, R. Melhem, D. Mosse, P. Mejia. \u201cDynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems\u201d. IEEE Real-Time Systems Symposium, Dec. 2001.","DOI":"10.1109\/REAL.2001.990600"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"T. D. Burd, T. A. Pering, A. J. Stratakos, R. W. Brodersen, \u201cA Dynamic Voltage Scaled Microprocessor System\u201d, IEEE J. of Solid-State Circuits, Vol. 35, No. 11, Nov. 2000.","DOI":"10.1109\/4.881202"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"F. Gruian, K. Kuchcinski. \u201cLEneS:Task Scheduling for Low Energy Systems Using Variable Supply Voltage Processors\u201d. In Proc. Asia South Pacific-DAC Conference 2001, June 2001.","DOI":"10.1145\/370155.370511"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"I. Hong, D. Kirovski, G. Qu, M. Potkonjak and M. Srivastava. \u201cPower Optimization of Variable Voltage Core-Based Systems\u201d. In Design Automation Conference, 1998.","DOI":"10.1145\/277044.277088"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"I. Hong, M. Potkonjak and M. B. Srivastava. \u201cOn-line Scheduling of Hard Real-Time Tasks on Variable Voltage Processor\u201d. In Computer-Aided Design (IC-CAD)\u201998, 1998.","DOI":"10.1145\/288548.289105"},{"key":"5_CR7","unstructured":"I. Hong, G. Qu, M. Potkonjak and M. Srivastava. \u201cSynthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors\u201d. In Proc. of 19th IEEE Real-Time Systems Symposium, Madrid, December 1998."},{"key":"5_CR8","unstructured":"Intel, Microsoft, Compaq, Phoenix and Toshiba. \u201cACPI Specification\u201d, http:\/\/developer.intel.com\/technology\/IAPC\/tech ."},{"key":"5_CR9","unstructured":"Intel StrongARM SA-1100 microprocessor developer\u2019s manual."},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"T. Ishihara and H. Yasuura. \u201cVoltage Scheduling Problem for Dynamically Varying Voltage Processors\u201d, In Proc. Int\u2019 l Symposium on Low Power Electronics and Design, 1998.","DOI":"10.1145\/280756.280894"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"C. M. Krishna and Y. H. Lee. \u201cVoltage Clock Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems\u201d. In Proc. of the IEEE Real-Time Technology and Applications Symposium, 2000.","DOI":"10.1109\/RTTAS.2000.852460"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"E. Lawler. \u201cFast Approximation Algorithms for Knapsack Problems\u201d. Mathematics of Operations Research, Nov. 1979.","DOI":"10.1287\/moor.4.4.339"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"C. L. Liu, J. Layland. \u201cScheduling Algorithms for Multiprogramming in Hard Real-Time Environments\u201d, J. ACM, 20(1). Jan. 1973.","DOI":"10.1145\/321738.321743"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"G. Lipari, G. Buttazzo. \u201cSchedulability Analysis of Periodic and Aperiodic Tasks with Resource Constraints\u201d, J. of Systems Architecture, (46). 2000.","DOI":"10.1016\/S1383-7621(99)00009-0"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"J. R. Lorch, A. J. Smith. \u201cImproving Dynamic Voltage Scaling Algorithms with PACE\u201d. In Proc. of ACM SIGMETRICS Conference Cambridge, MA, June 2001.","DOI":"10.1145\/378420.378429"},{"key":"5_CR16","unstructured":"S. Martello and P. Toth. \u201cKnapsack Problems. Algorithms and Computer Implementations\u201d. Wiley, 1990."},{"key":"5_CR17","unstructured":"D. Mosse, H. Aydin, B. Childers, R. Melhem. \u201cCompiler Assisted Dynamic Power-Aware Scheduling for Real-Time Applications\u201d. In Workshop on Compiler and Operating Systems for Low Power COLP\u201900 October, 2000."},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"D. Pisinger. \u201cA Minimal Algorithm for the Multiple-Choice Knapsack Problem\u201d, European Journal of Operational Research, 83. 1995.","DOI":"10.1016\/0377-2217(95)00015-I"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Y. Shin and K. Choi. \u201cPower Conscious Fixed Priority Scheduling for Hard Real-Time Systems\u201d. In Proc. of the Design Automation Conference. 1999.","DOI":"10.1145\/309847.309901"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"P. Sinha, A. Zoltners. \u201cThe Multiple Choice Knapsack Problem\u201d. Operations Research, May\u2013June 1979.","DOI":"10.1287\/opre.27.3.503"},{"key":"5_CR21","doi-asserted-by":"crossref","unstructured":"V. Swaminathan, K. Chakrabarty. \u201cInvestigating the Effect of Voltage-Switching on Low-Energy Task Scheduling in Hard Real-Time Systems\u201d. In Proc. Asia South Pacific-DAC Conference 2001.","DOI":"10.1145\/370155.370337"},{"key":"5_CR22","unstructured":"http:\/\/www.arm.com ."},{"key":"5_CR23","unstructured":"http:\/\/www.transmeta.com ."},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"F. Yao, A. Demers, S. Shenker. \u201cA Scheduling Model for Reduced CPU Energy\u201d. IEEE Annual Foundations of Computer Science, 1995.","DOI":"10.1109\/SFCS.1995.492493"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-36612-1_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,11]],"date-time":"2023-05-11T18:44:30Z","timestamp":1683830670000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-36612-1_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540010289","9783540366126"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/3-540-36612-1_5","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}