{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:01:01Z","timestamp":1725494461898},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540405238"},{"type":"electronic","value":"9783540376194"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/3-540-37619-4_26","type":"book-chapter","created":{"date-parts":[[2007,11,6]],"date-time":"2007-11-06T23:51:13Z","timestamp":1194393073000},"page":"248-262","source":"Crossref","is-referenced-by-count":1,"title":["On the Design of a Register Queue Based Processor Architecture (FaRM-rq)"],"prefix":"10.1007","author":[{"given":"Ben A.","family":"Abderazek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soichi","family":"Shigeta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"Yoshinaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Sowa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2003,6,24]]},"reference":[{"key":"26_CR1","unstructured":"Okamoto S., Suzuki A., Maeda A., Sowa M.: Design of a Superscalar Processor Based on Queue Machine Computation Model. IEEE PACRIM99, (1999) 151\u2013154"},{"issue":"3","key":"26_CR2","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1109\/12.48865","volume":"39","author":"G. Sohi","year":"1990","unstructured":"Sohi G.: Instructions Issue logic for high-performance, interruptible, Multiple Functional Unit, Pipelined Computer. IEEE Trans. on Computers, vol.39, No.3, (1990) 349\u2013359","journal-title":"IEEE Trans. on Computers"},{"key":"26_CR3","unstructured":"Abderazek B. A., Kirilka N., Sowa M.: FARM-Queue Mode: On a Practical Queue Execution model. Proc. of the Int. Conf. on Circuits and Systems, Computers and Communications, Tokushima, (2001) 939\u2013944"},{"key":"26_CR4","unstructured":"Michael K. M., Harvey G.C.: Processor Implementations Using Queues. IEEE, Micro, (1995) 58\u201366"},{"key":"26_CR5","unstructured":"Philip K.: Stack Computers, the new Wave. Mountain View Press (1989)"},{"key":"26_CR6","unstructured":"Sowa Laboratory: http:\/\/www.sowa.is.uec.ac.jp"},{"key":"26_CR7","unstructured":"Bruno R., Carla V.: Data Flow on Queue Machines. 12th Int. IEEE Symposium on Computer Architecture, (1995) 342\u2013351"},{"issue":"21","key":"26_CR8","first-page":"91","volume":"99","author":"H. Suzuki","year":"1999","unstructured":"Suzuki H., Shusuke O., Maeda A., Sowa M.: Implementation and evaluation of a Superscalar Processor Based on Queue Machine Computation Model. IPSJ SIG, Vol.99, No. 21 (1999) 91\u201396","journal-title":"IPSJ SIG"},{"issue":"12","key":"26_CR9","doi-asserted-by":"publisher","first-page":"1609","DOI":"10.1109\/5.476078","volume":"83","author":"J. E. Smith","year":"1995","unstructured":"Smith J. E., Sohi G. S.: The microarchitecture of Superscalar processors. Proceedings of the IEEE, vol. 83, (no. 12), (1995) 1609\u20131624","journal-title":"Proceedings of the IEEE"},{"key":"26_CR10","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-58589-0","volume-title":"Processor Architecture: From Dataflow to Superscalar and Beyond","author":"J. Silc","year":"1999","unstructured":"Silc J., Robic B., Ungerer T.: Processor Architecture: From Dataflow to Superscalar and Beyond. Springer-Verlag, Berlin, Heidelberg, New York (1999)"},{"key":"26_CR11","unstructured":"Periss B. R.: Data Flow on a Queue Machine. Doctoral thesis, Department of Electrical Engineering, University of Toronto, Toronto (1987)"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Palacharia, Joupi N. P, Smith J.E: Complexity-Effective Superscalar Processor. Ph.D. dissertation, Univ. of Wisconsin (1998)","DOI":"10.1145\/264107.264201"},{"key":"26_CR13","unstructured":"Abderazek B.A., Sowa M.: DRA: Dynamic Register Allocator Mechanism for FaRM Microprocessor. The 3rd International Workshop on Advanced Parallel Processing Technologies, IWAPPT99, (1999) 131\u2013136"},{"key":"26_CR14","unstructured":"Abderazek B.A.: Dynamic Instructions Issue Algorithm and a Queue Execution Model Toward the Design of a Hybrid Processor Architecture. PhD. Thesis, IS Graduate School, Univ. of Electro-Communications, (2002)"},{"key":"26_CR15","unstructured":"Sowa M.: Fundamental of Queue machine. The Univ. of Electro-Communications, Sowa Laboratory, Technical Reports SLL30305, (2003)"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Radhakrishnan R., Talla D., John L. K.: Allowing for ILP in an Embedded Java Processor. Proceedings of IEEE\/ACM International Symposium on Computer Architecture, Vancouver, CA, (2000) 294\u2013305","DOI":"10.1145\/339647.339702"},{"key":"26_CR17","unstructured":"Sowa M.: Queue Processor Instruction Set Design. The Univ. of Electro-Communications, Sowa laboratory, Technical Report SLL97301, (1997)"},{"key":"26_CR18","unstructured":"Sowa M., Abderazek B.A, Shigeta S., Nikolova K., D. Yoshinaga T. Proposal and Design of a Parallel Queue Processor Architecture (PQP), 14th IASTED Int. Conf. on Parallel and Distributed Computing and System, Cambridge, USA, (2002) 554\u2013560"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-37619-4_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,18]],"date-time":"2024-02-18T21:55:32Z","timestamp":1708293332000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-37619-4_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540405238","9783540376194"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/3-540-37619-4_26","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2003]]}}}