{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:57:13Z","timestamp":1725490633106},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540411284"},{"type":"electronic","value":"9783540399995"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-39999-2_11","type":"book-chapter","created":{"date-parts":[[2007,9,3]],"date-time":"2007-09-03T00:22:39Z","timestamp":1188778959000},"page":"120-133","source":"Crossref","is-referenced-by-count":0,"title":["Processor Mechanisms for Software Shard Memory"],"prefix":"10.1007","author":[{"given":"Nicholas","family":"P.","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"J.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Whay","family":"S.","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,4,6]]},"reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Anant Agarwal et al. The MIT Alewife Machine: Architecture and Performance. In Proceedings of the 22nd International Symposium on Computer Architecture, June 1995.","DOI":"10.1145\/223982.223985"},{"key":"11_CR2","unstructured":"Ricardo Bianchini. Application Performance on the Alewife Multiprocessor. Alewife Systems Memo #43, LCS, Massachusetts Institute of Technology, 1994."},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Nicholas P. Carter, Stephen W. Keckler, and William J. Dally. Hardware Support for Fast Capability-Based Addressing. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994.","DOI":"10.1145\/195473.195579"},{"key":"11_CR4","unstructured":"Nicholas P. Carter. Processor Mechanisms for Software Shared Memory. Ph.D. Thesis, Massachusetts Institute of Technology, 1999."},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, and Whay S. Lee. The M-Machine Multicomputer. In Proceedings of the 28th International Symposium on Microarchitecture, Ann Arbor, MI, December 1995.","DOI":"10.1109\/MICRO.1995.476822"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Mark Heinrich et al. The Performance Impact of Flexibility in the Stanford FLASH Multiprocessor. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VI), October 1994","DOI":"10.1145\/195473.195569"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"John Heinlein, Kourosh Gharachorloo, Scott Dresser, and Anoop Gupta. Integration of Message Passing and Shared Memory in the Stanford FLASH Multiprocessor. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994","DOI":"10.1145\/195473.195494"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Stephen W. Keckler and William J. Dally. Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism. In Proceedings of the 19th International Symposium on Computer Architecture, May 1992.","DOI":"10.1145\/139669.139728"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Stephen W. Keckler, William J. Dally, Daniel Maskit, Nicholas P. Carter, Andrew Chang, and Whay S. Lee. Exploiting Fine-grain Thread-level Parallelism on the MIT Multi-ALU Processor. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998.","DOI":"10.1109\/ISCA.1998.694790"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Jeffery Kuskin et al. The Stanford FLASH Multiprocessor. In Proceedings of the 21st Annual Symposium on Computer Architecture, June 1994","DOI":"10.1109\/ISCA.1994.288140"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"James Laudon and Daniel Lenoski. The SGI Origin: a ccNUMA Highly Scalable Server. In Proceedings of the 24th Annual Symposium on Computer Architecture, June 1997.","DOI":"10.1145\/264107.264206"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Whay S. Lee, William J. Dally, Stephen W. Keckler, Nicholas P. Carter, and Andrew Chang. Efficient, Protected Message Interface in the MITM-Machine. In IEEE Computer, November 1998.","DOI":"10.1109\/2.730739"},{"key":"11_CR13","unstructured":"Kai Li. IVY: a Shared Virtual Memory System for Parallel Computing. In Proceedings of the International Conference on Parallel Processing, 1988."},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Steven K. Reinhardt, James R. Larus, and David A. Wood. Tempest and Typhoon: Userlevel Shared Memory. In Proceedings of the 21st International Symposium on Computer Architecture, April 1994.","DOI":"10.1109\/ISCA.1994.288138"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Steven K. Reinhardt, Robert W. Pfile, and David A. Wood. Decoupled Hardware Support for Distributed Shared Memory. In Proceedings of the 23rd Annual Symposium on Computer Architecture, May 1996","DOI":"10.1145\/232973.232979"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Daniel J. Scales, Kourosh Gharachorloo, and Chandramohan A. Thekkath. Shasta: a Low Overhead, Software-only Approach for Supporting Fine-grained Shared Memory. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996.","DOI":"10.1145\/237090.237179"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Ioannis Schoinas et al. Fine-grain Access Control for Distributed Shared Memory. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, October 1994.","DOI":"10.1145\/195473.195575"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-39999-2_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T19:40:35Z","timestamp":1556826035000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-39999-2_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540411284","9783540399995"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-39999-2_11","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}