{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:57:22Z","timestamp":1725490642092},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540411284"},{"type":"electronic","value":"9783540399995"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-39999-2_29","type":"book-chapter","created":{"date-parts":[[2007,9,2]],"date-time":"2007-09-02T20:22:39Z","timestamp":1188764559000},"page":"310-318","source":"Crossref","is-referenced-by-count":0,"title":["A Comparison of Locality-Based and Recency-Based Replacement Policies"],"prefix":"10.1007","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen De","family":"Bosschere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,4,6]]},"reference":[{"key":"29_CR1","unstructured":"Kenneth K. Chan, Cyrus C. Hay, John R. Keller, Gordon P. Kurpanek, Francis X. Schumacher, and Jason Zheng. Design of the HP PA 7200 CPU. Hewlett-Packard Journal, 47(1), February 1996. 317"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"A. Gonzalez, C. Aliagas, and M. Valero. A data cache with multiple caching strategies tuned to different types of locality. In ICS\u201995. Proceedings of the 9th ACM International Conference on Supercomputing, pages 338\u2013347, 1995. 316","DOI":"10.1145\/224538.224622"},{"issue":"3","key":"29_CR3","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1109\/40.768506","volume":"19","author":"T. Horel","year":"1999","unstructured":"T. Horel and G. Lauterbach. UltraSPARC-III: Designing third-generation 64-bit performance. IEEE Micro, 19(3):73\u201385, May 1999. 317","journal-title":"IEEE Micro"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"J. A. Rivers and E. S. Davidson. Reducing conflicts in direct-mapped caches with a temporality-based design. In Proceedings of the 1996 International Conference on Parallel Processing, volume 1, pages 154\u2013163, August 1996. 316","DOI":"10.1109\/ICPP.1996.537156"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"J. A. Rivers, E. S. Tam, G. S. Tyson, E. S. Davidson, and M. Farrens. Uitilizing reuse information in data cache management. In ICS\u201998. Proceedings of the 1998 International Conference on Supercomputing, pages 449\u2013456, 1998. 313, 316","DOI":"10.1145\/277830.277941"},{"key":"29_CR6","unstructured":"F. Jes\u00fas S\u00e1nchez, Antonio Gonz\u00e1lez, and Mateo Valero. Software management of selective and dual data caches. IEEE Technical Committee on Computer Architecture Newsletter, pages 3\u201310, March 1997. 316"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Jes\u00fas S\u00e1nchez,, and Antonio Gonz\u00e1lez. A locality sensitive multi-module cache with explicit management. In ICS\u201999. Proceedings of the 1999 International Conference on Supercomputing, pages 51\u201359, Rhodes, Greece, June 1999. 316","DOI":"10.1145\/305138.305158"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"A. Seznec. A case for two-way skewed associative caches. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 169\u2013178, May 1993. 310, 312","DOI":"10.1145\/165123.165152"},{"key":"29_CR9","unstructured":"A. Seznec. A new case for skewed-associativity. Technical Report PI-1114, IRISA, July 1997. 312"},{"key":"29_CR10","doi-asserted-by":"crossref","unstructured":"A. Seznec and Francois Bodin. Skewed-associative caches. In PARLE\u201993: Parallel Architectures and Programming Languages Europe, pages 305\u2013316, Munich, Germany, June 1993. 312, 314, 315","DOI":"10.1007\/3-540-56891-3_24"},{"issue":"3","key":"29_CR11","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1145\/356887.356892","volume":"14","author":"A. J. Smith","year":"1982","unstructured":"Alan Jay Smith. Cache memories. ACM Computing Surveys, 14(3):473\u2013530, September 1982. 312","journal-title":"ACM Computing Surveys"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Amitabh Srivastava and Alan Eustace. ATOM: A system for building customized program analysis tools. Technical Report 94\/2, Western Research Laboratory, March 1994. 314","DOI":"10.1145\/178243.178260"},{"key":"29_CR13","unstructured":"Edward S. Tam. Improving Cache Performance Via Active Management. PhD thesis, University of Michigan, 1999. 313"},{"key":"29_CR14","unstructured":"Steven J. E. Wilton and Norman E. Jouppi. An enhanced access and cycle time model for on-chipcac hes. Technical Report 93\/5, Western Research Laboratory, July 1994. 314"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-39999-2_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T15:40:47Z","timestamp":1556811647000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-39999-2_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540411284","9783540399995"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-39999-2_29","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}