{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:04:55Z","timestamp":1767704695423},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540411284"},{"type":"electronic","value":"9783540399995"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-39999-2_3","type":"book-chapter","created":{"date-parts":[[2007,9,2]],"date-time":"2007-09-02T20:22:39Z","timestamp":1188764559000},"page":"26-31","source":"Crossref","is-referenced-by-count":6,"title":["The New DRAM Interfaces: SDRAM, RDRAM and Variants"],"prefix":"10.1007","author":[{"given":"Brian","family":"Davis","sequence":"first","affiliation":[]},{"given":"Bruce","family":"Jacob","sequence":"additional","affiliation":[]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,4,6]]},"reference":[{"key":"3_CR1","unstructured":"W. Wulf and S. McKee. 1995 \u201cHitting the Memory Wall: Implications of the Obvious.\u201d ACM Computer Architecture News. Vol 23, No. 1. March 1995."},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"V. Cuppu, B. Jacob, B. Davis, and T. Mudge. 1999. \u201cA performance comparison of contemporary DRAM architectures.\u201d In Proc. 26th Annual International Symposium on Computer Architecture (ISCA\u201999), pages 222\u2013233, Atlanta GA.","DOI":"10.1145\/307338.300998"},{"key":"3_CR3","unstructured":"B. Davis, T. Mudge, B. Jacob, V. Cuppu. 2000. \u201cDDR2 and low-latency Variants.\u201d In Proc. Solving the Memory Wall Workshop, held in conjunction with the 27th International Symposium on Computer Architecture (ISCA-2000). Vancouver BC, Canada, June 2000."},{"key":"3_CR4","unstructured":"IBM. 1999. \u201c128Mb Direct RDRAM\u201d. International Business Machines, http:\/\/ www.chips.ibm.com\/products\/memory\/19L3262\/19L3262 .pdf"},{"key":"3_CR5","unstructured":"EMS. 2000. \u201c64Mbit \u2014 Enhanced SDRAM\u201d. Enhanced Memory Systems, http:\/\/ www.edram.com\/Library\/datasheets\/SM2603,2604pb_r1.8 .pdf."},{"key":"3_CR6","unstructured":"Fujitsu. 2000. \u201c8 x 256K x 32 BIT Double Data Rate (DDR) FCRAM.\u201d Fujitsu Semiconductor, http:\/\/www.fujitsumicro.com\/memory\/fcram.htm ."}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-39999-2_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T15:40:26Z","timestamp":1556811626000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-39999-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540411284","9783540399995"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-39999-2_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}