{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:57:27Z","timestamp":1725490647736},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540411284"},{"type":"electronic","value":"9783540399995"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-39999-2_6","type":"book-chapter","created":{"date-parts":[[2007,9,3]],"date-time":"2007-09-03T00:22:39Z","timestamp":1188778959000},"page":"43-58","source":"Crossref","is-referenced-by-count":1,"title":["Limits of Task-based Parallelism in Irregular Applications"],"prefix":"10.1007","author":[{"given":"Barbara","family":"Kreaseck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Calder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,4,6]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"H. Akkary and M. Driscoll. A dynamic multithreading processor. In 31st International Symposium on Microarchitecture, Dec. 1998.","DOI":"10.1109\/MICRO.1998.742784"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"R. Alverson, D. Callahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tera computer system. 1990 International Conf. on Supercomputing, June 1990.","DOI":"10.1145\/77726.255132"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"M. Franklin and G. S. Sohi. ARB: A hardware mechanism for dynamic reordering of memory references. IEEE Transactions on Computers, May 1996.","DOI":"10.1109\/12.509907"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"D. M. Gallagher, W. Y. Chen, S. A. Mahlke, J. C. Gyllenhaal, and W. W. Hwu. Dynamic memory disambiguation using the memory conict buffer. In Proceedings of the 6th International Conference on Architecture Support for Programming Languages and Operating Systems, Oct. 1994.","DOI":"10.1145\/195473.195534"},{"key":"6_CR5","unstructured":"L. Gwennap. Intel discloses new IA-64 features. Microprocessor Report, Mar. 8 1999."},{"issue":"11","key":"6_CR6","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1145\/291006.291020","volume":"33","author":"L. Hammond","year":"1998","unstructured":"L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. ACM SIGPLAN Notices, 33(11):58\u201369, Nov. 1998.","journal-title":"ACM SIGPLAN Notices"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"S. Keckler, W. Dally, D. Maskit, N. Carter, A. Chang, and W. Lee. Exploiting finegrain thread level parallelism on the MIT Multi-ALU processor. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA-98), pages 306\u2013317, June 1998.","DOI":"10.1145\/279361.279399"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"M. S. Lam and R. P. Wilson. Limits of control ow on parallelism. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA-92), May 1992.","DOI":"10.1145\/139669.139702"},{"key":"6_CR9","unstructured":"R. H. Litton, J. A. D. McWha, M. W. Pearson, and J. G. Cleary. Block based execution and task level parallelism. In Australasian Computer Architecture Conference, Feb. 1998."},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"P. Marcuello and A. Gonzalez. Clustered speculative multithreaded processors. In Proceedings of the [ACM] International Conference on Supercomputing, June 1999.","DOI":"10.1145\/305138.305214"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"P. Marcuello and A. Gonzalez. Exploiting speculative thread-level parallelism on a SMT processor. In Proceedings of the International Conference on High Performance Computing and Networking, April 1999.","DOI":"10.1007\/BFb0100636"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi. Dynamic speculation and synchronization of data dependences. In Proceedings of the 24th Annual International Symposium on Computer Architecture (ISCA-97), June 1997.","DOI":"10.1145\/264107.264189"},{"key":"6_CR13","volume-title":"Advanced Compiler Design and Implementation","author":"S. S. Muchnick","year":"1997","unstructured":"S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publ., San Francisco, 1997."},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"J. T. Oplinger, D. L. Heine, and M. S. Lam. In search of speculative threadlevel parallelism. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques (PACT99), October 1999.","DOI":"10.1109\/PACT.1999.807576"},{"key":"6_CR15","unstructured":"J. T. Oplinger, D. L. Heine, S. Liao, B. A. Nayfeh, M. S. Lam, and K. Olukotun. Software and hardware for exploiting speculative parallelism with a multiprocessor. Technical Report CSL-TR-97-715, Stanford University, Computer Systems Laboratory, 1997."},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-95), June 1995.","DOI":"10.1145\/223982.224451"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Research Report 94.2, COMPAQ Western Research Laboratory, 1994.","DOI":"10.1145\/178243.178260"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"J. G. Steffan and T. C. Mowry. The potential of using thread-level data speculation to facilitate automatic parallelization. In Proceedings of the 4th International Symposium on High-Performance Computer Architecture, Feb. 1998.","DOI":"10.1109\/HPCA.1998.650541"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA-95), June 1995.","DOI":"10.1145\/223982.224449"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"T. N. Vijaykumar and G. S. Sohi. Task selection for a multiscalar processor. In 31st International Symposium on Microarchitecture, Dec. 1998.","DOI":"10.1109\/MICRO.1998.742771"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"S. Wallace, B. Calder, and D. Tullsen. Threaded multiple path execution. In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA-98), June 1998.","DOI":"10.1109\/ISCA.1998.694778"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-39999-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,22]],"date-time":"2021-08-22T18:15:56Z","timestamp":1629656156000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-39999-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540411284","9783540399995"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-39999-2_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}