{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T16:21:07Z","timestamp":1743265267626},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540414551"},{"type":"electronic","value":"9783540444992"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44499-8_10","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T14:14:13Z","timestamp":1188310453000},"page":"141-155","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A Dynamic FPGA Implementation of the Serpent Block Cipher"],"prefix":"10.1007","author":[{"given":"Cameron","family":"Patterson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,1,29]]},"reference":[{"key":"10_CR1","unstructured":"National Bureau of Standards. FIPS PUB 46, The Data Encryption Standard. U.S. Department of Commerce, Jan 1977."},{"key":"10_CR2","unstructured":"Ross Anderson, Eli Biham, and Lars Knudsen. Serpent: A proposal for the Advanced Encryption Standard. \n                    http:\/\/www.cl.cam.ac.uk\/~rja14\/serpent.html."},{"key":"10_CR3","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"A fast new DES implementation in software","author":"E. Biham","year":"1997","unstructured":"Eli Biham. A fast new DES implementation in software. In Fourth International Workshop on Fast Software Encryption (FSE\u201997), pages 260\u2013271. Springer-Verlag Lecture Notes in Computer Science, Volume 1267, 1997."},{"issue":"117","key":"10_CR4","first-page":"48051","volume":"62","author":"National Institute of Standards and Technology. Announcing request for candidate algorithm nominations for the Advanced Encryption Standard AES).","year":"1997","unstructured":"National Institute of Standards and Technology. Announcing request for candidate algorithm nominations for the Advanced Encryption Standard (AES). Federal Register, 62(117):48051\u201348058, Sep 1997.","journal-title":"Federal Register"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Stephen Charlwood and Philip James-Roxby. Evaluation of the XC6200-series architecture for cryptographic applications. In Reiner W. Hartenstein and Andres Keevallik, editors, Eighth International Workshop on Field-Programmable Logic and Applications (FPL\u201998), pages 218\u2013227. Springer-Verlag Lecture Notes in Com-puter Science, Volume 1482, Aug 1998. au]7._Cameron Patterson. High performance DES encryption in Virtex FPGAs using JBits. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), Apr 2000.","DOI":"10.1007\/BFb0055249"},{"key":"10_CR6","series-title":"Lect Notes Comput Sci","first-page":"151","volume-title":"A case study of partially evaluated hardware circuits: Key-specific DES","author":"J. Leonard","year":"1998","unstructured":"Jason Leonard and WilliamH. Mangione-Smith. A case study of partially evaluated hardware circuits: Key-specific DES. In Wayne Luk, Peter Y.K. Cheung, and Manfred Glesner, editors, Seventh InternationalWorkshop on Field-Programmable Logic and Applications (FPL\u201997), pages 151\u2013160. Springer-Verlag Lecture Notes in Computer Science, Volume 1304, Sep 1997."},{"key":"10_CR7","unstructured":"Bryan Weeks, Mark Bean, Tom Rozylowicz, and Chris Ficke. Hardware performance simulations of round 2 Advanced Encryption Standard algorithms. In Third AES Candidate Conference (AES3), Apr 2000."},{"key":"10_CR8","series-title":"Lect Notes Comput Sci","first-page":"37","volume-title":"A DES ASIC suitable for network encryption at 10 Gbps and beyond","author":"D. C. Wilcox","year":"1997","unstructured":"D. Craig Wilcox, Lyndon G. Pierson, Perry J. Robertson, Edward L. Witzke, and Karl Gass. A DES ASIC suitable for network encryption at 10 Gbps and beyond. In \u00c7etin K. Ko\u00e7 and Christof Paar, editors, First InternationalWorkshop on Cryptographic Hardware and Embedded Systems (CHES\u201999), pages 37\u201348. Springer-Verlag Lecture Notes in Computer Science, Volume 1717, Aug 1999."},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"A.J. Elbirt and C Paar. An FPGA implementation and performance evaluation of the Serpent block cipher. In ACM Eighth International Symposium on Field Programmable Gate Arrays (FPGA 2000), pages 33\u201340, Feb 2000.","DOI":"10.1145\/329166.329176"},{"key":"10_CR10","volume-title":"Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD\u201999)","author":"S. Guccione","year":"1999","unstructured":"Steve Guccione, Delon Levi, and Prasanna Sundararajan. JBits: Java based in-terface for reconfigurable computing. In Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD\u201999), The Johns Hopkins University, Laurel, Maryland, Sep 1999."},{"key":"10_CR11","unstructured":"Xilinx, Inc., 2100 Logic Drive, San Jose, California. Virtex 2.5V FPGA Series Data Sheet, Oct 1999."},{"key":"10_CR12","unstructured":"Steve Kelem. Virtex Configuration Architecture Advanced User\u2019s Guide. Xilinx, Inc., 2100 Logic Drive, San Jose, California, Jun 1999. Application Note 151."},{"key":"10_CR13","unstructured":"Bruce Schneier. Applied Cryptography. John Wiley & Sons, Inc., second edition, 1996."},{"key":"10_CR14","series-title":"Lect Notes Comput Sci","first-page":"874","volume-title":"JRoute: a run-time routing API for FPGA hardware","author":"E. Keller","year":"1999","unstructured":"Eric Keller. JRoute: a run-time routing API for FPGA hardware. In Seventh Re-configurable ArchitecturesWorkshop (RAW 2000), pages 874\u2013881. Springer-Verlag Lecture Notes in Computer Science, Volume 1800, May 2000."},{"key":"10_CR15","series-title":"Lect Notes Comput Sci","first-page":"525","volume-title":"Generating layouts for self-implementing modules","author":"J. Hwang","year":"1996","unstructured":"James Hwang, Cameron Patterson, S. Mohan, Eric Dellinger, Sujoy Mitra, and Ralph Wittig. Generating layouts for self-implementing modules. In Reiner W. Hartenstein and Andres Keevallik, editors, Eighth International Workshop on Field-Programmable Logic and Applications (FPL\u201998), pages 525\u2013529. Springer-Verlag Lecture Notes in Computer Science, Volume 1482, Aug 1998."}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2014 CHES 2000"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44499-8_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T14:37:07Z","timestamp":1558276627000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44499-8_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540414551","9783540444992"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-44499-8_10","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"29 January 2002","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}