{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:56:33Z","timestamp":1725490593146},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540414551"},{"type":"electronic","value":"9783540444992"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44499-8_14","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T10:14:13Z","timestamp":1188296053000},"page":"191-203","source":"Crossref","is-referenced-by-count":6,"title":["High-Speed RSA Hardware Based on Barret\u2019s Modular Reduction Method"],"prefix":"10.1007","author":[{"given":"Johann","family":"Gro\u00dfsch\u00e4dl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,1,29]]},"reference":[{"key":"14_CR1","series-title":"Lect Notes Comput Sci","first-page":"311","volume-title":"Implementing the Rivest, Shamir and Adleman publickey encryption algorithm on a standard digital signal processor","author":"P. Barrett","year":"1987","unstructured":"P. Barrett. Implementing the Rivest, Shamir and Adleman publickey encryption algorithm on a standard digital signal processor. In A. M. Odlyzko, Advances in Cryptology CRYPTO\u2019 86 Proceedings, vol. 263 of Lecture Notes in Computer Science, pp 311\u2013323, Springer-Verlag, 19"},{"issue":"3","key":"14_CR2","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.1982.1675982","volume":"31","author":"R. P. Brent","year":"1982","unstructured":"R. P. Brent and H. T. Kung. A regular layout for parallel adders. IEEE Transactions on Computers, C-31(3), pp. 260\u2013264, 1982.","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"crossref","unstructured":"T. Blum and C. Paar. Montgomery Modular Exponentiation on Reconfigurable Hardware. Proceedings of the 14th IEEE Symposium on Computer Arithmetic, pp. 70\u201377, 1999.","key":"14_CR3","DOI":"10.1109\/ARITH.1999.762831"},{"issue":"6","key":"14_CR4","doi-asserted-by":"publisher","first-page":"644","DOI":"10.1109\/TIT.1976.1055638","volume":"22","author":"W. Diffie","year":"1976","unstructured":"W. Diffie and M. E. Hellman. New Directions in Cryptography. IEEE Transactions on Information Theory, IT-22(6) pp. 644\u2013654, November 1976.","journal-title":"IEEE Transactions on Information Theory"},{"unstructured":"J. F. Dhem. Design of an efficient public-key cryptographic library for RISC-based smart cards. Thesis (Ph.D.), Universit\u00e9 catholique de Louvain, Louvain-la-Neuve, Belgium, 1998.","key":"14_CR5"},{"key":"14_CR6","volume-title":"The Art of Computer Programming","author":"D. E. Knuth","year":"1969","unstructured":"D. E. Knuth. Seminumerical Algorithms, volume 2 of The Art of Computer Programming. Addison-Wesley, Reading, MA, USA, 1969."},{"doi-asserted-by":"crossref","unstructured":"O. L. MacSorley. High-Speed Arithmetic in Binary Computers. Proceedings of the Institute of Radio Engineers, 49:67\u201391, 1961.","key":"14_CR7","DOI":"10.1109\/JRPROC.1961.287779"},{"issue":"170","key":"14_CR8","doi-asserted-by":"publisher","first-page":"519","DOI":"10.2307\/2007970","volume":"44","author":"P. Montgomery","year":"1985","unstructured":"P. Montgomery. Modular multiplication without trial division. Mathematics of Computation, 44(170) pp. 519\u2013521, 1985.","journal-title":"Mathematics of Computation"},{"issue":"11","key":"14_CR9","first-page":"728","volume":"1","author":"W. Mayerwieser","year":"1995","unstructured":"W. Mayerwieser, K. C. Posch, R. Posch, and V. Schindler. Testing a High-Speed Data Path: The Design of the RSA\u00df Crypto Chip. J.UCS: Journal of Universal Computer Science, 1(11) pp. 728\u2013744, November 1995.","journal-title":"J.UCS: Journal of Universal Computer Science"},{"doi-asserted-by":"crossref","unstructured":"D. Naccache and D. M\u2019Ra\u00edhi. Arithmetic co-processors for public-key cryptography: The State of the Art. IEEE Micro, pp. 14\u201324, June 1996.","key":"14_CR10","DOI":"10.1109\/40.502402"},{"unstructured":"National Institute of Standards and Technology (NIST). FIPS Publica-tion 186: Digital Signature Standard. National Institute for Standards and Technology, Gaithersburg, MD, USA, May 1994.","key":"14_CR11"},{"key":"14_CR12","series-title":"IIG report","volume-title":"Approaching encryption at ISDN speed using partial parallel modulus multiplication","author":"K. C. Posch","year":"1989","unstructured":"K. C. Posch and R. Posch. Approaching encryption at ISDN speed using partial parallel modulus multiplication. IIG report 276, Institutes for Information Processing Graz, Graz, Austria, November 1989."},{"issue":"21","key":"14_CR13","doi-asserted-by":"publisher","first-page":"905","DOI":"10.1049\/el:19820617","volume":"18","author":"J.-J. Quisquater","year":"1982","unstructured":"J.-J. Quisquater and C. Couvreur. Fast decipherment algorithm for the RSA public-key cryptosystem. IEE Electronics Letters, 18(21), pp. 905\u2013907, October 1982.","journal-title":"IEE Electronics Letters"},{"key":"14_CR14","volume-title":"Prentice Hall Electronics and VLSI Series","author":"J. M. Rabaey","year":"1996","unstructured":"J. M. Rabaey. Digital Integrated Circuits-A Design Perspective. Prentice Hall Electronics and VLSI Series, Prentice Hall, Upper Saddle River, NJ, USA, 1996."},{"issue":"2","key":"14_CR15","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1145\/359340.359342","volume":"21","author":"R. L. Rivest","year":"1978","unstructured":"R. L. Rivest, A. Shamir, and L. Adleman. A Method for Obtaining Digital Signatures and Public Key Cryptosystems. Communications of the Association for Computing Machinery, 21(2) pp. 120\u2013126, February 1978.","journal-title":"Communications of the Association for Computing Machinery"},{"unstructured":"V. Schindler. A low-power true single phase clocked (TSPC) full-adder. Proceedings of the 22nd ESSCIRC, Neuch\u00e2tel, Switzerland, pp. 72\u201375, 1996.","key":"14_CR16"},{"unstructured":"M. Shand and J. Vuillemin. Fast Implementation of RSA Cryptography. Proceedings of 11th Symposion on Computer Arithmetic, 1993.","key":"14_CR17"},{"issue":"1","key":"14_CR18","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263829","volume":"EC-13","author":"C. S. Wallace","year":"1964","unstructured":"C. S. Wallace. A suggestion for a fast multiplier. IEEE Transactions on Electronic Computation, EC-13(1), pp. 14\u201317, 1964.","journal-title":"IEEE Transactions on Electronic Computation"},{"issue":"1","key":"14_CR19","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4.16303","volume":"24","author":"J. Yuan","year":"1989","unstructured":"J. Yuan and C. Svensson. High-speed CMOS circuit technique. IEEE Journal of Solid-State Circuits, 24(1), pp. 62\u201370, 1989.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2014 CHES 2000"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44499-8_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T13:07:21Z","timestamp":1556802441000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44499-8_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540414551","9783540444992"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-44499-8_14","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}