{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T10:43:11Z","timestamp":1770720191003,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540414551","type":"print"},{"value":"9783540444992","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44499-8_9","type":"book-chapter","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T14:14:13Z","timestamp":1188310453000},"page":"125-140","source":"Crossref","is-referenced-by-count":40,"title":["A Comparative Study of Performance of AES Final Candidates Using FPGAs"],"prefix":"10.1007","author":[{"given":"Andreas","family":"Dandalis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose D.P.","family":"Rolim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,1,29]]},"reference":[{"key":"9_CR1","unstructured":"R. Anderson, E. Biham, and L. Knudsen, \u201cSerpent: A Proposal for the Advanced Encryption Standard\u201d, AES Proposal, June 1998."},{"key":"9_CR2","unstructured":"K. Aoki and H. Lipmaa, \u201cFast Implementations of AES Candidates\u201d, Third AES Candidate Conference, April 2000."},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"L. E. Bassham III, \u201cEfficiency Testing of ANSI C Implementations of Round 2 Can-didate Algorithms for the Advanced Encryption Standard\u201d, Third AES Candidate Conference, April 2000.","DOI":"10.6028\/NIST.IR.6391"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"S. Brown and J. Rose, \u201cFPGA and CPLD Architectures: A Tutorial\u201d, IEEE Design & Test of Computers, Summer 1996.","DOI":"10.1109\/54.500200"},{"key":"9_CR5","unstructured":"C. Burwick et al., \u201cMARS-a candidate cipher for AES\u201d, AES Proposal, August 1999."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"J. Daemen, V. Rijmen, \u201cThe Rijndael Block Cipher\u201d, AES Proposal, September 1999.","DOI":"10.1007\/10721064_22"},{"key":"9_CR7","unstructured":"A. Dandalis, \u201cDynamic Logic Synthesis for Recon_gurable Devices\u201d, PhD Thesis, Dept. of Electrical Engineering-Systems, University of Southern California. Under Preparation."},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"A. J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, \u201cAn FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists\u201d, Third AES Candidate Conference, April 2000.","DOI":"10.1109\/92.931230"},{"key":"9_CR9","volume-title":"Virtual Private Networks: Making the Right Connection","author":"D. Fowler","year":"1999","unstructured":"D. Fowler, \u201cVirtual Private Networks: Making the Right Connection\u201d, Morgan Kaufmann Publishers, Inc., San Francisco, California, 1999."},{"key":"9_CR10","unstructured":"K. Gaj and Pawel Chodowiec, \u201cComparison of the hardware performance of the AES candidates using reconfigurable hardware\u201d, Third AES Candidate Conference, April 2000."},{"key":"9_CR11","unstructured":"R. L. Rivest, M. J. B. Robshaw, R. Sidney, and Y. L. Yin, \u25c2The RC6TM Block Cipher\u201d, AES Proposal, June 1998."},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, \u201cArchitecture of Field Pro-grammable Gate Arrays\u201d, Proceedings of the IEEE, July 1993.","DOI":"10.1109\/5.231340"},{"key":"9_CR13","unstructured":"B. Schneier, \u201cApplied Cryptography\u201d, John Willey & Sons, Inc., 2nd edition, 1996."},{"key":"9_CR14","unstructured":"B. Schneier, J. Kelsey, D. Whitingz, D. Wagnerx, and C. Hall, \u201cTwofish: A 128-Bit Block Cipher\u201d, AES Proposal, June 1998."},{"key":"9_CR15","unstructured":"B. Weeks, M. Bean, T. Rozylowicz, and C. Ficke, \u201cHardware Performance Simu-lations of Round 2 Advanced Encryption Standard Algorithms\u201d, Third AES Candidate Conference, April 2000."}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2014 CHES 2000"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44499-8_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T17:07:22Z","timestamp":1556816842000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44499-8_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540414551","9783540444992"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-44499-8_9","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2000]]}}}