{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T15:26:16Z","timestamp":1743348376965,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540679561"},{"type":"electronic","value":"9783540445203"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44520-x_133","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T03:51:43Z","timestamp":1188359503000},"page":"940-949","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["On the Performance of Fetch Engines Running DSS Workloads"],"prefix":"10.1007","author":[{"given":"Carlos","family":"Navarro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ram\u00edrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep-L.","family":"Larriba-Pey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,8,18]]},"reference":[{"key":"133_CR1","unstructured":"A. Ailamaki, D. Dewitt, M. Hill, and D. Wood. Dbms on modern processors: Where does time go? Proc. of the 25th Int. Conf. on Very Large Data Bases, 1999."},{"key":"133_CR2","doi-asserted-by":"crossref","unstructured":"L. Barroso, K. Gharachorloo, and E. Bugnion. Memory system characterization of commercial workloads. Proc. of the 25th Intl. Symp. on Comp. Architecture, 1998","DOI":"10.1145\/279361.279363"},{"key":"133_CR3","unstructured":"L. Barroso, K. Gharachorloo, A. Nowatzyk, and B. Verghese. Impact of chip-level integration on performance of oltp workloads. Proc. of the 6th Intl. Conf. on High Performance Comp. Architecture, January 2000."},{"key":"133_CR4","unstructured":"D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar tool set. Technical Report TR-1308, Comp. Sciences Dept., Univ. of Wisconsin-Madison, 1996."},{"key":"133_CR5","doi-asserted-by":"crossref","unstructured":"T. Conte, K. Menezes, P. Mills, and B. Patell. Optimization of instruction fetch mechanism for high issue rates. Proc. of the 22th Intl. Symp. on Comp. Architecture, pages 333\u2013344, June 1995.","DOI":"10.1145\/225830.224444"},{"key":"133_CR6","unstructured":"T. Heil, Z. Smith, and J. E. Smith. Improving branch predictors by correlating on data values. Proc. of the 32th Intl. Symp. on Microarchitecture, 1999."},{"key":"133_CR7","doi-asserted-by":"crossref","unstructured":"W. Hwu and P. Chang. Achieving high instruction cache performance with an optimizing compiler. Proc. of the 16th Intl. Symp. on Comp. Architecture, 1989.","DOI":"10.1145\/74925.74953"},{"key":"133_CR8","doi-asserted-by":"crossref","unstructured":"N. J. Jouppi. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. Proc. of the 17th Intl. Symp. on Comp. Architecture, pages 364\u2013373, June 1990.","DOI":"10.1145\/325096.325162"},{"key":"133_CR9","unstructured":"C. Navarro, A. Ram\u00edrez, J. Larriba-Pey, and M. Valero. Fetch Engine Design Decissions for DSS Workloads Tech. report UPC-DAC-2000-9, Feb. 2000."},{"key":"133_CR10","unstructured":"A. Peleg and U. Weiser. Dynamic flow instruction cache memory organized arround trace segments independent of virtual address line. U.S. Pat. 5.381.533, Jan. 1995."},{"key":"133_CR11","doi-asserted-by":"crossref","unstructured":"K. Pettis and R. Hansen. Profile guided code positioning. Proc. ACM SIGPLAN\u201999 Conf. on Programming Language Design and Implementation, pages 16\u201327, 1990.","DOI":"10.1145\/93548.93550"},{"key":"133_CR12","unstructured":"A. Ram\u00edrez, J. Larriba-Pey, C. Navarro, X. Serrano, J. Torrellas, and M. Valero. Code reordering of decision support systems for optimized instruction fetch. Proc. of the Intl. Conf. on Parallel Processing, pages 238\u2013245, September 1999."},{"key":"133_CR13","doi-asserted-by":"crossref","unstructured":"A. Ram\u00edrez, J. Larriba-Pey, C. Navarro, J. Torrellas, and M. Valero. Software trace cache. Proc. of the 13th Intl. Conf. on Supercomputing, pages 119\u2013126, 1999.","DOI":"10.1145\/305138.305178"},{"key":"133_CR14","unstructured":"A. Ramirez, J. Larriba-Pey, and M. Valero. Trace cache redundancy: Red & blue traces. Proc. of the 6th Intl. Conf. on High Performance Comp. Architecture, 2000."},{"key":"133_CR15","doi-asserted-by":"crossref","unstructured":"E. Rottenberg, S. Benett, and J. E. Smith. Trace cache: a low latency aprroach to high bandwith instruction fetching. Proc. of the 29th Intl. Symp. on Microarchitecture, pages 24\u201334, December 1996.","DOI":"10.1109\/MICRO.1996.566447"},{"key":"133_CR16","unstructured":"J. E. Smith. A study of branch prediction strategies. Proc. of the 8th Intl. Symp. on Comp. Architecture, 1981."},{"key":"133_CR17","doi-asserted-by":"crossref","unstructured":"J. E. Smith and W.-C. Hsu. Prefetching in supercomputer instruction caches. Supercomputing 92, pages 588\u2013597, November 1992.","DOI":"10.1109\/SUPERC.1992.236645"},{"key":"133_CR18","doi-asserted-by":"crossref","unstructured":"M. Stonebreaker and G. Kemnitz. The postgres next generation database management system. Communications of the ACM, October 1991.","DOI":"10.1145\/125223.125262"},{"key":"133_CR19","unstructured":"Transaction Processing Performance Council (TPC). Tpc benchmark d (decision support) http:\/\/www.tpc.org Standard Specification, Revision 1. 2. 3, 1993-1997."},{"key":"133_CR20","doi-asserted-by":"crossref","unstructured":"T. Y. Yeh, D. T. Marr, and Y. N. Patt. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. Proc. of the 7th Intl. Conf. on Supercomputing, pages 67\u201376, July 1993.","DOI":"10.1145\/165939.165956"},{"key":"133_CR21","doi-asserted-by":"crossref","unstructured":"T. Y. Yeh and Y. N. Patt. Two-level adaptive branch prediction. Proc. of the 24th Intl. Symp. on Microarchitecture, pages 51\u201361, 1991.","DOI":"10.1145\/123465.123475"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2000 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44520-X_133","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T18:35:35Z","timestamp":1737398135000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44520-X_133"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540679561","9783540445203"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-44520-x_133","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"18 August 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}