{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:20:30Z","timestamp":1737436830254,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540679561"},{"type":"electronic","value":"9783540445203"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44520-x_143","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T03:51:43Z","timestamp":1188359503000},"page":"1008-1017","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Code Partitioning in Decoupled Compilers"],"prefix":"10.1007","author":[{"given":"Kevin D.","family":"Rich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew K.","family":"Farrens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2000,8,18]]},"reference":[{"key":"143_CR1","doi-asserted-by":"crossref","unstructured":"Ali Berrached, Lee D. Coraor, and Paul T. Hulina. A decoupled access\/execute architecture for efficient access of structured data. In Proceedings of the 26th Annual Hawaii International Conference on System Sciences, pages 438\u2013447, 1993.","DOI":"10.1109\/HICSS.1993.270621"},{"key":"143_CR2","unstructured":"Jian-tu Hsieh, Andrew R. Pleszkun, and James R. Goodman. Performance evaluation of the PIPE computer architecture. Technical Report 566, University of Wisconsin-Madison, November 1984."},{"key":"143_CR3","unstructured":"G.P. Jones and N.P. Topham. A comparison of data prefetching on an access decoupled and superscalar machine. In Proceedings of the 30th Annual International Symposium on Microarchitecture, 1997."},{"key":"143_CR4","doi-asserted-by":"crossref","unstructured":"William Mangione-Smith, Santosh G. Abraham, and Edward S. Davidson. The effect of memory latency and fine-grain parallelism on Astronautics ZS-1 performance. In Proceedings of the 23rd Annual Hawaii International Conference on System Sciences, pages 288\u2013296, 1990.","DOI":"10.1109\/HICSS.1990.205127"},{"key":"143_CR5","unstructured":"William H. Press, Saul A. Teukolsky, William T. Vetterling, and Brain P. Flannery. Numerical Recipes in C. Cambridge University Press, 2 edition, 1996."},{"key":"143_CR6","unstructured":"Kevin D. Rich. Compiler Techniques for Evaluating and Extending Decoupled Architectures. PhD thesis, University of California at Davis, 2000."},{"key":"143_CR7","doi-asserted-by":"crossref","unstructured":"James E. Smith. Dynamic instruction scheduling and the Astronautics ZS-1. IEEE Computer, 22(7):21\u201335, July 1989.","DOI":"10.1109\/2.30730"},{"key":"143_CR8","doi-asserted-by":"crossref","unstructured":"Nigel Topham, Alasdair Rawsthorne, Callum McLean, Muriel Mewissen, and Peter Bird. Compiling and optimizing for decoupled architectures. In Proceedings of the 1995 ACM\/IEEE Supercomputing Conference, 1995.","DOI":"10.1145\/224170.224301"},{"key":"143_CR9","doi-asserted-by":"crossref","unstructured":"N.P. Topham and K. McDougall. Performance of the decoupled ACRI-1 architecture: the Perfect Club. In Proceedings of High Performance Computing-Europe, 1995.","DOI":"10.1007\/BFb0046669"},{"key":"143_CR10","doi-asserted-by":"crossref","unstructured":"Gary S. Tyson. Evaluation of a Scalable Decoupled Microprocessor Design. PhD thesis, University of California at Davis, 1997.","DOI":"10.1007\/978-1-4615-2307-9_9"},{"key":"143_CR11","unstructured":"Honesty Cheng Young. Evaluation of a decoupled computer architecture and the design of a vector extension. Technical Report 603, University of Wisconsin-Madison, 1985."},{"key":"143_CR12","unstructured":"Yinong Zhang and George B. Adams III. Performance modeling and code partitioning for the DS architecture. In Proceedings of the 25th Annual International Symposium on Computer Architecture, 1998."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2000 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44520-X_143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T18:36:53Z","timestamp":1737398213000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44520-X_143"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540679561","9783540445203"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44520-x_143","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"18 August 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}