{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:52:20Z","timestamp":1725490340191},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540679561"},{"type":"electronic","value":"9783540445203"}],"license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44520-x_76","type":"book-chapter","created":{"date-parts":[[2007,8,29]],"date-time":"2007-08-29T03:51:43Z","timestamp":1188359503000},"page":"558-566","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":15,"title":["Cache Injection: A Novel Technique for Tolerating Memory Latency in Bus-Based SMPs"],"prefix":"10.1007","author":[{"given":"Aleksandar","family":"Milenkovic","sequence":"first","affiliation":[]},{"given":"Veljko","family":"Milutinovic","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2000,8,18]]},"reference":[{"key":"76_CR1","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"D. Culler","year":"1998","unstructured":"Culler D., Singh J. P., Gupta A.: Parallel Computer Architecture: A Hardware\/Software Approach, Morgan Kaufmann Publishers, San Francisco, CA (1998)"},{"key":"76_CR2","unstructured":"Mowry T.: Tolerating Latency Through Software-Controlled Data Prefetching. Ph. D. Thesis, Stanford University, (1994)"},{"issue":"12","key":"76_CR3","doi-asserted-by":"publisher","first-page":"1250","DOI":"10.1109\/71.553274","volume":"7","author":"D. A. Koufaty","year":"1996","unstructured":"Koufaty D. A., Chen X., Poulsen D. K., Torrellas J.: Data Forwarding in Scaleable Shared Memory Multiprocessors. IEEE Transactions on Parallel and Distributed Technology, Vol. 7, No. 12. (1996)1250\u20131264","journal-title":"IEEE Transactions on Parallel and Distributed Technology"},{"key":"76_CR4","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/5.747866","volume":"87","author":"G. T. Byrd","year":"1999","unstructured":"Byrd, G. T., Flynn M. J.: Producer-Consumer Communication in Distributed Shared Memory Multiprocessors. Proceedings of the IEEE, vol. 87, no. 3. (1999) 456\u2013466","journal-title":"Proceedings of the IEEE"},{"key":"76_CR5","first-page":"1737","volume":"2","author":"U. Ramachandran","year":"1995","unstructured":"Ramachandran U., Shah G., Sivasubramaniam A., Singla A., Yanasak I.: Architectural Mechanisms for Explicit Communication in Shared Memory Multiprocessors. Proceedings of the Supercomputing\u201995, vol. 2. (1995), 1737\u20131775","journal-title":"Proceedings of the Supercomputing\u201995"},{"key":"76_CR6","unstructured":"Shafi H. A., Hall J., Adve S., Adve V.: An Evaluation of Fine-Grain Producer Initiated Communication in Cache-Coherent Multiprocessors. Proceedings of the 3rd HPCA. (1997) 204\u2013215"},{"key":"76_CR7","unstructured":"Skeppstedt J., Stenstrom P.: A Compiler Algorithm that Reduces Read Latency in Ownership-Based Cache Coherence Protocols. Proceedings of the PACT\u201995, IEEE Computer Society Press. (1995) 69\u201378"},{"key":"76_CR8","first-page":"79","volume":"3","author":"P. Trancoso","year":"1996","unstructured":"Trancoso P., Torrellas J.: The Impact of Speeding up Critical Sections with Data Prefetching and Forwarding. Proceeding of the 25th ICPP, IEEE Computer Society Press, Vol. 3. (1996) 79\u201386","journal-title":"Proceeding of the 25th ICPP"},{"issue":"1","key":"76_CR9","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1145\/200912.201006","volume":"13","author":"D. Tullsen","year":"1995","unstructured":"Tullsen D., Eggers S.: Effective cache prefetching on bus-based multiprocessors. ACM Transactions on Computer Systems, Vol. 13, No. 1. (1995) 57\u201388","journal-title":"ACM Transactions on Computer Systems"},{"key":"76_CR10","unstructured":"Dahlgren, F., Skeppstedt, J., Stenstrom, P.: Effectiveness of Hardware-Based and Compiler-Controlled Snooping Cache Protocol Extensions. Proceedings of the HiPC. (1995) 87\u201392"},{"key":"76_CR11","unstructured":"Anderson, C, Baer, J.-L.: Two Techniques for Improving Performance on Bus-Based Multiprocessors. Proceedings of the lstHPCA. (1995) 256\u2013275"},{"key":"76_CR12","unstructured":"Magdic, D.: Limes: A Multiprocessor Simulation Environment. TCCA Newsletter, March 1997. 68\u201371"},{"key":"76_CR13","unstructured":"Woo S. C, Ohara M., Torrie E., Singh J. P., Gupta A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. Proceedings of the 22nd ISCA, (1995) 24\u201336"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2000 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44520-X_76","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:04:36Z","timestamp":1587341076000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44520-X_76"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540679561","9783540445203"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-44520-x_76","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]},"assertion":[{"value":"18 August 2000","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}