{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T11:40:09Z","timestamp":1737632409593,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423287"},{"type":"electronic","value":"9783540445708"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44570-6_2","type":"book-chapter","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T19:10:02Z","timestamp":1194981002000},"page":"15-32","source":"Crossref","is-referenced-by-count":0,"title":["Software Controlled Reconfigurable On-chip Memory for High Performance Computing"],"prefix":"10.1007","author":[{"given":"Hiroshi","family":"Nakamura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,9,5]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"D. Burger, J. Goodman, and A. Kagi, \u201cMemory Bandwidth Limitation of Future Microprocessor\u201d, Proc. 23rd Int\u2019l Symp. on Computer Architecture, pp.78\u201389, 1996","DOI":"10.1145\/232973.232983"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"D. Callahan and A. Porterfield, \u201cData Cache Performance of Supercomputer Applications\u201d, Proc. of Supercomputing\u2019 91, pp.564\u2013572, 1990.","DOI":"10.1109\/SUPERC.1990.130070"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"M. Lam, E. Rothberg and M. Wolf, \u201cThe cache performance and optimizations of Blocked Algorithms\u201d, Proc. ASPLOS-IV, pp.63\u201374, 1991","DOI":"10.1145\/106972.106981"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"S. Coleman and K.S. McKinley, \u201cTile size selection using cache organization and data layout\u201d, Proc. of PLDI\u201995, pp.279\u2013289, June 1995.","DOI":"10.1145\/207110.207162"},{"issue":"2","key":"2_CR5","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1109\/12.752655","volume":"48","author":"P. Panda","year":"1999","unstructured":"P. Panda, H. Nakamura, N. Dutt and A. Nicolau, \u201cAugmenting Loop Tiling with Data Alignment for Improved Cache Performance\u201d, IEEE Transactions on Computers, Vol 48,No. 2, pp.142\u2013149, 1999","journal-title":"IEEE Transactions on Computers"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"M. Kondo, H. Okawara, H. Nakamura, T. Boku and S. Sakai, \u201cSCIMA: A Novel Processor Architecture for High Performance Computing\u201d, Proc. of HPC-Asia 2000, pp.355\u2013360, May 2000","DOI":"10.1109\/HPC.2000.846577"},{"key":"2_CR7","unstructured":"D. Bailey, T. Harris, W. Saphir, R. Wijngaart, A. Woo, and M. Yarrow, \u201cThe NAS Parallel Benchmarks 2.0\u201d, NASA Ames Research Center Report, NAS-05-020, 1995."},{"key":"2_CR8","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.1016\/S0167-8191(99)00049-6","volume":"25","author":"S. Aoki","year":"1999","unstructured":"S. Aoki, R. Burkhalter, K. Kanaya, T. Yoshi\u00e9, T. Boku, H. Nakamura, Y. Yamashita, \u201cPerformance of lattice QCD programs on CP-PACS\u201d, Parallel Computing 25, pp.1243\u20131255, 1999","journal-title":"Parallel Computing"},{"key":"2_CR9","unstructured":"http:\/\/www.rccp.tsukuba.ac.jp\/"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"M. Kondo, H. Okawara, H. Nakamura, and T. Boku, \u201cSCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing\u201d, ICCD-2000, pp.105\u2013111, Oct. 2000","DOI":"10.1109\/HPC.2000.846577"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"P. Ranganathan, S. Adve and N. Jouppi, \u201cReconfigurable Caches and their Application to Media Processing\u201d Proc. 27th Int\u2019l Symp. on Computer Architecture, pp.214\u2013224, 2000","DOI":"10.1145\/339647.339685"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"D. Chiou, P. Jain, S. Devadas, and L. Rudolph, \u201cApplication-Specific Memory Management for Embedded Systems Using Software-Controlled Caches\u201d, Technical Report CGS-Memo 427, MIT, 1999","DOI":"10.1145\/337292.337523"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"S. Agarwala, C. Fuoco, T. Anderson, and D. Comisky, \u201cA multi-level memory system architecture for high-performance DSP applications\u201d, ICCD-2000, pp.408\u2013413, Oct. 2000","DOI":"10.1109\/ICCD.2000.878316"},{"key":"2_CR14","unstructured":"Sony\u2019s emotionally charged chip. MICROPROCESSOR REPORT, Vol. 13,No. 5, 1999."},{"key":"2_CR15","unstructured":"Strongarm speed to triple. MICROPROCESSOR REPORT, Vol. 13,No. 6, 1999."},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"K. Cooper and T. Harvey, \u201cCompiler-controlled memory\u201d, Proc. of ASPLOS-VIII, pp.2\u201311, 1998.","DOI":"10.1145\/291069.291010"}],"container-title":["Lecture Notes in Computer Science","Intelligent Memory Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44570-6_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T08:04:07Z","timestamp":1737533047000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44570-6_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423287","9783540445708"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44570-6_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}