{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T16:04:40Z","timestamp":1743350680951},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423287"},{"type":"electronic","value":"9783540445708"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44570-6_8","type":"book-chapter","created":{"date-parts":[[2007,11,13]],"date-time":"2007-11-13T19:10:02Z","timestamp":1194981002000},"page":"122-134","source":"Crossref","is-referenced-by-count":4,"title":["Exploiting On-chip Memory Bandwidth in the VIRAM Compiler"],"prefix":"10.1007","author":[{"given":"David","family":"Judd","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katherine","family":"Yelick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoforos","family":"Kozyrakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Patterson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,9,5]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"E. Anderson, Z. Bai, C. Bischof, S. Blackford, J. Demmel, J. Dongarra, J. Du Croz, A. Greenbaum, S. Hammarling, A. McKenney, and D. Sorenson. LAPACK Users\u2019 Guide: Third Edition. SIAM, 1999.","DOI":"10.1137\/1.9780898719604"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"R. Fromm, S. Perissakis, N. Cardwell, C. Kozyrakis, B. McGaughy, D. Patterson, T. Anderson, and K. Yelick. The energy efficiency of IRAM architectures. In the 24th Annual International Symposium on Computer Architecture, pages 327\u2013337, Denver, CO, June 1997.","DOI":"10.1145\/384286.264214"},{"key":"8_CR3","unstructured":"C.E. Kozyrakis, J. Gebis, D. Martin, S. Williams, I. Mavroidis, S. Pope, D. Jones, D. Patterson, and D. Yelick. VIRAM: A Media-oriented Vector Processor with Embedded DRAM. In the Conference Record of the 12th Hot Chips Symposium, Palo Alto, CA, August 2000."},{"key":"8_CR4","unstructured":"Christoforos Kozyrakis. A media-enhanced vector architecture for embedded memory systems. Technical Report UCB\/\/CSD-99-1059, University of California, Berkeley, July 1999."},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"C.G. Lee and M.G. Stoodley. Simple vector microprocessors for multimedia applications. In 31st Annual International Symposium on Microarchitecture, December 1998.","DOI":"10.1109\/MICRO.1998.742766"},{"key":"8_CR6","unstructured":"D. Martin. Vector Extensions to the MIPS-IV Instruction Set Architecture. Computer Science Division, University of California at Berkeley, January 1999."},{"issue":"2","key":"8_CR7","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.592312","volume":"17","author":"D. Patterson","year":"1997","unstructured":"D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick. A case for Intelligent DRAM: IRAM. IEEE Micro, 17(2):34\u201344, April 1997.","journal-title":"IEEE Micro"},{"key":"8_CR8","unstructured":"M. Phillip. A second generation SIMD microprocessor architecture. In Proceedings of the Hot Chips X Symposium, August 1998."},{"issue":"4","key":"8_CR9","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/40.526924","volume":"16","author":"A. Peleg","year":"1996","unstructured":"A. Peleg and U. Weiser. MMX technology extension to the intel architecture. IEEE Micro, 16(4):42\u201350, August 1996.","journal-title":"IEEE Micro"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"M. Stephenson, J. Babb, and S. Amarasinghe. Bitwidth analysis with application to silicon compilation. In Proceedings of the SIGPLAN conference on Programming Language Design and Implementation, Vancouver, British Columbia, June 2000.","DOI":"10.1145\/349299.349317"},{"key":"8_CR11","unstructured":"Randi Thomas. An architectural performance study of the fast fourier transform on VIRAM. Technical Report UCB\/\/CSD-99-1106, University of California, Berkeley, June 2000."},{"key":"8_CR12","unstructured":"T. Yamauchi et al. The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors. In the Proceedings of the 17th Conf. on Advanced Research in VLSI, Ann Arbor, MI, Sep 1997."}],"container-title":["Lecture Notes in Computer Science","Intelligent Memory Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44570-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T10:17:46Z","timestamp":1556965066000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44570-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423287","9783540445708"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44570-6_8","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}