{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:36:28Z","timestamp":1725489388405},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423294"},{"type":"electronic","value":"9783540445722"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44572-2_10","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:57:05Z","timestamp":1187251025000},"page":"126-136","source":"Crossref","is-referenced-by-count":5,"title":["Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor"],"prefix":"10.1007","author":[{"given":"David","family":"Brooks","sequence":"first","affiliation":[]},{"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[]},{"given":"John-David","family":"Wellman","sequence":"additional","affiliation":[]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,11]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architecturallevel power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 83\u201394, June 2000.","DOI":"10.1145\/339647.339657"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"T. Conte, K. Menezes, and S. Sathaye. A technique to determine power-efficient, high performance superscalar processors. In Proceedings of the 28th Hawaii Int\u2019l Conference on System Science, 1995.","DOI":"10.1109\/HICSS.1995.375381"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"A. Dhodapkar, C. Lim, and G. Cai. TEM2P2EST: A Thermal Enabled MultiModel Power\/Performance ESTimator. In Power Aware Computing Systems Workshop at ASPLOS-IX, Nov. 2000.","DOI":"10.1007\/3-540-44572-2_9"},{"key":"10_CR4","unstructured":"K. Diefendorff. Power4 focuses on memory bandwidth. Microprocessor Report, pages 11\u201317, Oct. 6, 1999."},{"issue":"9","key":"10_CR5","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"R. Gonzalez and M. Horowitz. Energy Dissipation in General Purpose Microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277\u201384, 1996.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"10_CR6","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/92.678891","volume":"6","author":"U. Ko","year":"1998","unstructured":"U. Ko, P. Balsara, and A. Nanda. Energy optimization of multilevel cache architectures for RISC and CISC processors. IEEE Transactions on VLSI Systems, 6(2):299\u2013308, June 1998.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10_CR7","unstructured":"C. Moore. The Power4 System Microarchitecture. Microprocessor Forum, Oct 2000."},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"M. Moudgill, P. Bose, and J. Moreno. Validation of Turandot, a fast processor model for microarchitecture exploration. In Proceedings of the IEEE International Performance, Computing, and Communications Conference (IPCCC), pages 451\u2013457, Feb. 1999.","DOI":"10.1109\/PCCC.1999.749471"},{"issue":"3","key":"10_CR9","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1109\/40.768496","volume":"19","author":"M. Moudgill","year":"1999","unstructured":"M. Moudgill, J. Wellman, and J. Moreno. Environment for PowerPC microarchitecture exploration. IEEE Micro, 19(3):9\u201314, May\/June 1999.","journal-title":"IEEE Micro"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye. Energy-driven integrated hardware-software optimizations using simplepower. In Proc. of the 27th Int\u2019l Symp. on Computer Architecture, June 2000.","DOI":"10.1145\/339647.339659"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"V. Zyuban. Inherently lower-power high performance superscalar architectures. PhD thesis, University of Notre Dame, January 2000.","DOI":"10.1109\/12.910816"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44572-2_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T20:19:46Z","timestamp":1684009186000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44572-2_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423294","9783540445722"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-44572-2_10","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}