{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:10:26Z","timestamp":1737436226063,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423294"},{"type":"electronic","value":"9783540445722"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44572-2_2","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:57:05Z","timestamp":1187251025000},"page":"13-24","source":"Crossref","is-referenced-by-count":2,"title":["Ramp Up\/Down Functional Unit to Reduce Step Power"],"prefix":"10.1007","author":[{"given":"Zhenyu","family":"Tang","sequence":"first","affiliation":[]},{"given":"Norman","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Shen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Weize","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Sam","family":"Nakagawa","sequence":"additional","affiliation":[]},{"given":"Lei","family":"He","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,11]]},"reference":[{"key":"2_CR1","unstructured":"Y.-S. Chang, S.K. Gupta, and M.A. Breuer, \u201cAnalysis of ground bounce in deep sub-micron circuits,\u201d in VLSI Test Symposium, IEEE, IEEE Computer Society Press, pp. 110\u2013116, 1997."},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"M. Pant, P. Pant, D. Wills, and V. Tiwari, \u201cAn architectural solution for the inductive noise problem due to clockgating,\u201d in Proc. Int. Symp. on Low Power Electronics and Design, pp. 255\u2013257, 1999.","DOI":"10.1145\/313817.313938"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"S. Manne, A. Klauser, and D. Grunwald, \u201cPipeline gating: Speculation control for energy reduction,\u201d in International Symposium on Computer Architecture, 1998.","DOI":"10.1145\/279361.279377"},{"key":"2_CR4","unstructured":"A. Raghunathan, S. Dey, A. Horak, T. Mudge, and K. Roy, \u201cLow-power system design: Application, architectures, and design methodologies,\u201d in Proc. Design Automation Conf, 2000."},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"N. Vijaykrishnan, M. Kandemir, M.J. Irwin, and H.S. Kim, \u201cEnergy-driven integrated hardware-software optimization using simplepower,\u201d in International Symposium on Computer Architecture, pp. 95\u2013106, 2000.","DOI":"10.1145\/339647.339659"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"E. Musoll, \u201cPredicting the usefulness of a block result: a micro-architectural technique for high-performance low-power processors,\u201d in 32nd Annual International Symposium on Microarchitecture, November 1999.","DOI":"10.1109\/MICRO.1999.809462"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"E. Macii, M. Pedram, and F. Somenzi, \u201cHigh-level power modeling, estimation and optimization,\u201d in Proc. Design Automation Conf, 1997.","DOI":"10.1109\/DAC.1997.597199"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Y. Li and J. Henkel, \u201cA framework for estimating and minimization energy dissipation of embedded hw\/sw systems,\u201d in Proc. Design Automation Conf, 1998.","DOI":"10.1145\/277044.277097"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"M. Pant, P. Pant, D. Wills, and V. Tiwari, \u201cInductive noise reduction at the architectural level,\u201d in International Conference on VLSI Design, pp. 162\u2013167, 2000.","DOI":"10.1109\/ICVD.2000.812603"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin, The simplescalar tool set version 2.0. University of Wisconsin-Madison, 1997.","DOI":"10.1145\/268806.268810"},{"key":"2_CR11","unstructured":"G. Z. Cai, K. Chow, T. Nakanishi, J. Hall, and M. Barany, \u201cMultivariate power\/performance analysis for high performance mobile microprocessor design,\u201d in Power-Driven Microarchitecture Workshop In Conjunction With ISCA98, June 1998."},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"A. Dhodapkar, C. Lim, and G. Cai, \u201ctem2p2est: A thermal enabled multi-model power\/performance estimator,\u201d in Workshop on Power Aware Computer Systems, Nov 2000.","DOI":"10.1007\/3-540-44572-2_9"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Q. Wu, Q. Qiu, M. Pedram, and C. Ding, \u201cCycle-accurate macro-models for rt-level power analysis,\u201d IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 6, pp. 520\u2013528, December 1998.","DOI":"10.1109\/92.736123"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"H. Mehta, R. Owens, and M. Irwin, \u201cEnergy characterization based on clustering,\u201d in Proc. Design Automation Conf, June June 1996.","DOI":"10.1145\/240518.240651"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"F.N. Najm, \u201cA survey of power estimation techniques in VLSI circuits,\u201d IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 2, pp. 446\u2013455, December 1994.","DOI":"10.1109\/92.335013"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"S. Gupta and F. N. Najm, \u201cPower macromodeling for high level power estimation,\u201d in Proc. Design Automation Conf, pp. 365\u2013370, June 9-13 1997.","DOI":"10.1145\/266021.266171"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"D. Liu and C. Svensson, \u201cPower consumption estimation in CMOS VLSI chips,\u201d IEEE Journal of Solid-state Circuits, pp. 663\u2013670, June 1994.","DOI":"10.1109\/4.293111"},{"key":"2_CR18","unstructured":"J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996."},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"J. Fisher and S. Freudenberger, \u201cPredicting conditional branch directions from previous runs of a program,\u201d in Proc. Fifth Conf. on Architectural Support for Programming Languages and Operating Systems, IEEE\/ACM, pp. 85\u201395, October 1992.","DOI":"10.1145\/143365.143493"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"V. Tiwari, D. Singh, S. Rajgopal, and G. Mehta, \u201cReducing power in high-performance microprocessors,\u201d in Proc. Design Automation Conf, pp. 732\u2013737, 1998.","DOI":"10.1145\/277044.277227"},{"key":"2_CR21","unstructured":"E. Macii, M. Poncino, and R. Zafalon, \u201cRTL and gate-level power optimization of digital circuits,\u201d in Proc. IEEE Int. Symp. on Circuits and Systems, 2000."}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44572-2_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T11:27:14Z","timestamp":1737372434000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44572-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423294","9783540445722"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/3-540-44572-2_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}