{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:19:36Z","timestamp":1743063576092},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423294"},{"type":"electronic","value":"9783540445722"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44572-2_3","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T03:57:05Z","timestamp":1187236625000},"page":"25-39","source":"Crossref","is-referenced-by-count":19,"title":["An Adaptive Issue Queue for Reduced Power at High Performance"],"prefix":"10.1007","author":[{"given":"Alper","family":"Buyuktosunoglu","sequence":"first","affiliation":[]},{"given":"Stanley","family":"Schuster","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Cook","sequence":"additional","affiliation":[]},{"given":"David","family":"Albonesi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,11]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"R. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2): 24\u201336, March\/April 1999.","DOI":"10.1109\/40.755465"},{"issue":"2","key":"3_CR2","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/40.491460","volume":"16","author":"K. Yeager","year":"1996","unstructured":"K. Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, 16(2): 28\u201341, April 1996.","journal-title":"IEEE Micro"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"R. Canal and A. Gonzalez. A low-complexity issue logic. Proc. ACM Int\u2019l. Conference on Supercomputing (ICS), pp. 327\u2013335, Santa Fe, N.M., June 2000.","DOI":"10.1145\/335231.335263"},{"key":"3_CR4","unstructured":"D. Folegnani and A. Gonzalez. Reducing the power consumption of the issue logic. Proc. ISCA Workshop on Complexity-Effective Design, June 2000."},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"D. H. Albonesi. Dynamic IPC\/Clock Rate Optimization. Proc. ISCA-25, pp. 282\u2013292, June\/July 1998.","DOI":"10.1109\/ISCA.1998.694788"},{"key":"3_CR6","unstructured":"D. H. Albonesi. The Inherent Energy Efficiency of Complexity-Adaptive Processors. Proc. ISCA Workshop on Power-Driven Microarchitecture, June 1998."},{"key":"3_CR7","unstructured":"G. Cai. Architectural level power\/performance optimization and dynamic power estimation. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N. P. Jouppi and J. E. Smith. Complexity-effective superscalar processors. Proc. ISCA-97, pp. 206\u2013218, June 1997.","DOI":"10.1145\/264107.264201"},{"key":"3_CR9","unstructured":"K. Wilcox and S. Manne. Alpha Processors: A history of power issues and a look to the future. Proc. of the Cool Chips Tutorial, in conjunction with Micro-32, 1999."},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"M. Butler and Y.N Patt. An investigation of the performance of various dynamic scheduling techniques. Proc. ISCA-92, pp. 1\u20139.","DOI":"10.1109\/MICRO.1992.696992"},{"key":"3_CR11","unstructured":"R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Dynamic Memory Hierarchy Performance Optimization. Proc. ISCA Workshop on Solving the Memory Wall Problem, June 2000."},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"R. Balasubramonian, D.H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas. Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures. 33rd International Symposium on Microarchitecture, December 2000.","DOI":"10.1145\/360128.360153"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"M. D. Powell, S.H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar. Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2000.","DOI":"10.1145\/344166.344526"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin. The Simplescalar toolset, version 2.0. Technical Report TR-97\u20131342, University of Wisconsin-Madison, June 1997.","DOI":"10.1145\/268806.268810"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44572-2_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T00:12:22Z","timestamp":1556755942000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44572-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423294","9783540445722"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/3-540-44572-2_3","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}