{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:12:23Z","timestamp":1744697543661},"publisher-location":"Berlin, Heidelberg","reference-count":36,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423294"},{"type":"electronic","value":"9783540445722"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44572-2_6","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T07:57:05Z","timestamp":1187251025000},"page":"65-81","source":"Crossref","is-referenced-by-count":14,"title":["Compiler-Directed Dynamic Frequency and Voltage Scheduling"],"prefix":"10.1007","author":[{"given":"Chung-Hsing","family":"Hsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulrich","family":"Kremer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2001,6,11]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"R. Bahar, G. Albera, and S. Manne. Power and performance tradeoffs using various caching strategies. In International Symposium on Low Power Electronic Design (ISLPED), pages 70\u201375, August 1998.","DOI":"10.1145\/280756.295115"},{"key":"6_CR2","unstructured":"F. Bassetti. A lower bound for qualtifying overlap effects: An empirical approach. In Submitted to International Performance, Computing, and Communications Conference, 1998."},{"key":"6_CR3","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1145\/335043.335044","volume":"5","author":"L. Benini","year":"2000","unstructured":"L. Benini and G. Micheli. System-level power optimization: Techniques and tools. ACM Transactions on Design Automation of Electronic Systems, 5:115\u2013192, April 2000.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto. An instruction-level functionality-based energy estimation model for 32-bits microprocessors. In 37th IEEE-Design Automation Conference (DAC), pages 346\u2013351, June 2000.","DOI":"10.1145\/337292.337437"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architecturallevel power analysis and optimizations. In 27th International Symposium on Computer Architecture (ISCA), June 2000.","DOI":"10.1145\/339647.339657"},{"issue":"2\u20133","key":"6_CR6","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1007\/BF01130406","volume":"13","author":"T. Burd","year":"1996","unstructured":"T. Burd and R. Brodersen. Processor design for portable systems. Journal of VLSI Signal Processing, 13(2\u20133):203\u2013222, 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"T. Burd and R. Brodersen. Design issues for dynamic voltage scaling. In International Symposium on Low Power Electronics and Design (ISLPED), July 2000.","DOI":"10.1145\/344166.344181"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"T. Burd, T. Pering, A. Stratakos, and R. Brodersen. A dynamic voltage-scaled microprocessor system. In IEEE International Solid-State Circuits Conference (ISSCC-2000), February 2000.","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"D. Burger and T. Austin. The SimpleScalar tool set version 2.0. Technical Report 1342, Computer Science Department, University of Wisconsin, June 1997.","DOI":"10.1145\/268806.268810"},{"key":"6_CR10","unstructured":"D. Burger, A. K\u00e4gi, and M. Hrishikesh. Memory hierarchy extensions to SimpleScalar 3.0. Technical Report TR99-25, Department of Computer Science, University of Texas at Austin, April 1999."},{"issue":"4","key":"6_CR11","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1016\/0743-7315(88)90002-0","volume":"5","author":"D. Callahan","year":"1988","unstructured":"D. Callahan, J. Cocke, and K. Kennedy. Estimating interlock and improving balance for pipelined architectures. Journal of Parallel and Distributed Computing, 5(4):334\u2013358, August 1988.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"S. Carr and K. Kennedy. Improving the ratio of memory operations to floatingpoint operations in loops. ACM Transactions on Programming Languages and Systems, November 1994.","DOI":"10.1145\/197320.197366"},{"key":"6_CR13","unstructured":"J. Chang and M. Pedram. Energy minimization using multiple supply voltages. In International Symposium on Low Power Electronics and Design (ISLPED-96), pages 157\u2013162, August 1996. also published in IEEE Transaction on VLSI Systems 5(4): Dec 1997."},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"K. Govil, E. Chan, and H. Wasserman. Comparing algorithms for dynamic speedsetting of a low-power CPU. In the 1st ACM International Conference on Mobile Computing and Networking (MOBICOM-95), pages 13\u201325, November 1995.","DOI":"10.1145\/215530.215546"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"P. Hicks, M. Walnock, and R. Owens. Analysis of power consumption in memory hierarchies. In International Symposium on Low Power Electronics and Design (ISLPED-97), pages 239\u2013242, 1997.","DOI":"10.1145\/263272.263342"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In International Symposium on Low Power Electronics and Design (ISLPED-98), pages 197\u2013202, August 1998.","DOI":"10.1145\/280756.280894"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"L. John, V. Reddy, P. Hulina, and L. Coraor. Program balance and its impact on high performance RISC architectures. In Proceedings of the First International Symposium on High-Performance Computer Architecture, pages 370\u2013379, January 1995.","DOI":"10.1109\/HPCA.1995.386526"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"M. Kamble and K. Ghose. Analytical energy dissipation models for low power caches. In Proceedings of 1997 International Symposium on Low Power Electronics and Design (ISLPED), pages 143\u2013148, 1997.","DOI":"10.1145\/263272.263310"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and H.S. Kim. Experimental evaluation of energy behavior of iteration spacetiling. In International Workshop on Languages and Compilers for Parallel Computing (LCPC), August 2000.","DOI":"10.1007\/3-540-45574-4_10"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and W. Ye. Influence of compiler optimizations on system power. In Design Automation Conference (DAC), June 2000.","DOI":"10.1145\/337292.337425"},{"issue":"4","key":"6_CR21","doi-asserted-by":"publisher","first-page":"869","DOI":"10.1145\/291891.291901","volume":"20","author":"K. Kennedy","year":"1998","unstructured":"K. Kennedy and U. Kremer. Automatic data layout for distributed memory machines. ACM Transactions on Programming Languages and Systems, 20(4):869\u2013916, July 1998.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"6_CR22","unstructured":"U. Kremer, J. Hicks, and J. Rehg. Compiler-directed remote task execution for power management. In Workshop on Compilers and Operating Systems for Low Power (COLP\u201900), October 2000."},{"key":"6_CR23","unstructured":"D. Kroft. Lockup-free instruction fetch\/prefetch cache organization. In Proceedings of the 18th International Symposium on Computer Architecture (ISCA-81), pages 81\u201387, May 1981."},{"key":"6_CR24","doi-asserted-by":"crossref","unstructured":"T. Martin and D. Siewiorek. The impact of battery capacity and memory bandwidth on cpu speed-setting: a case study. In Proceedings of the International Symposium on Low-Power Electronics and Design (ISLPED\u201999), August 1999.","DOI":"10.1145\/313817.313925"},{"key":"6_CR25","unstructured":"J. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Technical Committee on Computer Architecture Newsletter, December 1995."},{"key":"6_CR26","unstructured":"S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, Inc., 1997."},{"key":"6_CR27","unstructured":"T. Pering and R. Brodersen. Energy efficient voltage scheduling for real-time operating systems. In 4th IEEE Real-Time Technology and Applications Symposium (RTAS-98), Working in Progress Section, 1998."},{"key":"6_CR28","doi-asserted-by":"crossref","unstructured":"T. Pering, T. Burd, and R. Brodersen. The simulation and evaluation of dynamic voltage scaling algorithms. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED-98), pages 76\u201381, New York, August 1998. ACM Press.","DOI":"10.1145\/280756.280790"},{"key":"6_CR29","doi-asserted-by":"crossref","unstructured":"G. Qu, N. Kawabe, K. Usami, and M. Potkonjak. Function-level power estimation methodology for microprocessors. In Design Automation Conference (DAC), June 2000.","DOI":"10.1145\/337292.337786"},{"issue":"3","key":"6_CR30","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1109\/12.48865","volume":"39","author":"G. Sohi","year":"1990","unstructured":"G. Sohi. Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers. IEEE Transactions on Computers, 39(3):349\u2013359, March 1990.","journal-title":"IEEE Transactions on Computers"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"C. Su and A. Despain. Cache design trade-offs for power and performance optimization: A case study. In International Symposium on Low Power Electronics and Design (ISLPED), pages 63\u201368, 1995.","DOI":"10.1145\/224081.224093"},{"issue":"2\/3","key":"6_CR32","first-page":"1","volume":"13","author":"V. Tiwari","year":"1996","unstructured":"V. Tiwari, S. Malik, A. Wolfe, and M. Lee. Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing, 13(2\/3):1\u201318, 1996.","journal-title":"Journal of VLSI Signal Processing"},{"key":"6_CR33","unstructured":"M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced CPU energy. In the 1st Symposium on Operating Systems Design and Implementation (OSDI-94), pages 13\u201323, November 1994."},{"key":"6_CR34","unstructured":"M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Co., 1996."},{"key":"6_CR35","doi-asserted-by":"crossref","unstructured":"W. Ye, N. Vijaykrishna, M. Kandemir, and M.J. Irwin. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Design Automation Conference (DAC), June 2000.","DOI":"10.1145\/337292.337436"},{"key":"6_CR36","doi-asserted-by":"crossref","unstructured":"Y. Zhang, R. Chen, and M.J. Irwin. System level interconnect modeling. In Proceedings of the 11th IEEE International ASIC Conference, September 1998.","DOI":"10.1109\/ASIC.1998.723009"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44572-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T04:12:47Z","timestamp":1556770367000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44572-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423294","9783540445722"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/3-540-44572-2_6","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}