{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:36:22Z","timestamp":1725489382696},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423294"},{"type":"electronic","value":"9783540445722"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44572-2_9","type":"book-chapter","created":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T03:57:05Z","timestamp":1187236625000},"page":"112-125","source":"Crossref","is-referenced-by-count":14,"title":["TEM2P2EST: A Thermal Enabled Multi-model Power\/Performance ESTimator"],"prefix":"10.1007","author":[{"given":"Ashutosh","family":"Dhodapkar","sequence":"first","affiliation":[]},{"given":"Chee","family":"How Lim","sequence":"additional","affiliation":[]},{"given":"George","family":"Cai","sequence":"additional","affiliation":[]},{"given":"W.","family":"Robert Daasch","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,6,11]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"R. Gonzales and M. Horowitz. Energy Dissipation in General Purpose Processors. In Proc. Of International Symposium on Low-Power Electronics and Design, 1995.","DOI":"10.1109\/LPE.1995.482411"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"M. K. Gowan, L. L. Biro, and D. B. Jackson. Power Considerations in the Design of the Alpha 21264 Microprocessor. In 35 th Design Automation Conference, 1998.","DOI":"10.1145\/277044.277226"},{"key":"9_CR3","unstructured":"Best New Technology: Power4. Microprocessor Report, Feb. 2000."},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"V. De and S. Borkar. Technology and Design Challenges for Low-Power and High Performance. In Proc. of the International Symposium on Low-Power Electronics and Design, 1999.","DOI":"10.1145\/313817.313908"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"A. Chatterjee, M. Nandakumar, and I. Chen. An Investigation of Technology Scaling on Power Wasted as Short-Circuit Current in Low Voltage Static CMOS Circuits. In Proc. of the International Symposium on Low-Power Electronics and Design, 1996.","DOI":"10.1109\/LPE.1996.547497"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"D. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June 1997.","DOI":"10.1145\/268806.268810"},{"issue":"6","key":"9_CR7","doi-asserted-by":"publisher","first-page":"571","DOI":"10.1109\/43.503928","volume":"15","author":"P. Landman","year":"1996","unstructured":"P. Landman and J. Rabaey. Activity-Sensitive Architectural Power Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(6), page 571, Jun. 1996.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR8","unstructured":"R. Chen, M. Irwin, and R. Bajwa. An architectural level power estimator. In Power-Driven Microarchitecture Workshop at ISCA25, 1998."},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"M.B. Kamble and K. Ghose. Analytical Energy Dissipation Models for Low Power Caches. In Proc. of International Symposium on Low-Power Electronics and Design, 1997.","DOI":"10.1145\/263272.263310"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"R. Iris Bahar, G. Albera, and S. Manne. Power and Performance Tradeoffs using Various Caching Strategies. In Proc. of International Symposium on Low-Power Electronics and Design, 1998.","DOI":"10.1145\/280756.295115"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"S. Palacharla, N. Jouppi, and J. Smith. Complexity-Effective Superscalar Processors. In Proc. of the 24 th International Symposium on Computer Architecture, 1997.","DOI":"10.1145\/264107.264201"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"T. Sato, M. Nagamatsu, and H. Tago. Power and Performance Simulator: ESP and its Application for 100MIPS\/W Class RISC Design. In Proc. of the International Symposium on Low Power Electronics, 1994.","DOI":"10.1109\/LPE.1994.573197"},{"key":"9_CR13","unstructured":"G. Cai and C. H. Lim. Architectural level power\/performance optimization and dynamic power estimation, Cool Chips tutorial at MICRO 32, November 1999."},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"D. Brooks, V. Tiwari and M. Martonosi. Wattch: A framework for Architectural-Level Power Analysis and Optimization. In Proc. of the 27 th International Symposium on Computer Architecture, 2000.","DOI":"10.1145\/339647.339657"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"W. Ye, N. Vijaykrishnan, M. Kandemir, and M. Irwin. The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool. In Proc. Of Design Automation Conference, 2000.","DOI":"10.1145\/337292.337436"},{"key":"9_CR16","unstructured":"S. Wilton and N. Jouppi. An Enhanced Access and Cycle Time Model for On-chip Caches. In WRL Research Report 93\/5, DEC Western Research Laboratory, 1994."},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"V. Zyuban and P. Kogge. The Energy Complexity of Register Files. In Proc. of International Symposium on Low-Power Electronics and Design, pp. 305\u2013310, 1998.","DOI":"10.1145\/280756.280943"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"B. Bishop, T. Kelliher, and M. Irwin. The design of a Register Renaming Unit. In Proc. of Great Lakes Symposium on VLSI, 1999.","DOI":"10.1109\/GLSV.1999.757371"},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"N. Gaddis, J. Butler, A. Kumar, and W. Queen. A 56-Entry Instruction Reorder Buffer, In Proc. of the International Solid-State Circuits Conference, 1996.","DOI":"10.1109\/ISSCC.1996.488575"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"T. Kobayashi, et. al. Thermal Design of an Ultraslim Notebook Computer. IEEE Transactions on Components and Packaging Technologies, Vol. 23, No. 1, March 2000.","DOI":"10.1109\/6144.833036"},{"key":"9_CR21","volume-title":"Feedback Control System","author":"J. d. Vegte","year":"1994","unstructured":"J. de Vegte, Feedback Control System, 3rd. Edition, Prentice Hall: New Jersey, 1994.","edition":"3rd Edition"},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"S. Ghiasi and Dirk Grunwald, A Comparison of Two Architectural Power Models, PACS 2000, Nov. 2000.","DOI":"10.1007\/3-540-44572-2_11"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44572-2_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,25]],"date-time":"2020-04-25T18:35:00Z","timestamp":1587839700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44572-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423294","9783540445722"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3-540-44572-2_9","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}