{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T13:14:03Z","timestamp":1754486043507,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423454"},{"type":"electronic","value":"9783540445852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44585-4_10","type":"book-chapter","created":{"date-parts":[[2010,2,11]],"date-time":"2010-02-11T19:39:50Z","timestamp":1265917190000},"page":"104-117","source":"Crossref","is-referenced-by-count":25,"title":["Transformation-Based Verification Using Generalized Retiming"],"prefix":"10.1007","author":[{"given":"Andreas","family":"Kuehlmann","sequence":"first","affiliation":[]},{"given":"Jason","family":"Baumgartner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,7,4]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"O. Coudert, C. Berthet, and J. C. Madre, \u201cVerification of synchronous sequential machines based on symbolic execution,\u201d in International Workshop on Automatic Verification Methods for Finite State Systems, Springer-Verlag, June 1989.","DOI":"10.1007\/3-540-52148-8_30"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang, \u201cSymbolic model checking: 1020 states and beyond,\u201d in IEEE Symposium on Logic in Computer Science, pp. 428\u2013439, IEEE, June 1990.","DOI":"10.1109\/LICS.1990.113767"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"T. Niermann and J. H. Patel, \u201cHITEC: A test generation package for sequential circuits,\u201d in The European Conference on Design Automation, pp. 214\u2013218, IEEE, February 1991.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"10_CR4","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. Leiserson","year":"1991","unstructured":"C. Leiserson and J. Saxe, \u201cRetiming synchronous circuitry,\u201d Algorithmica, vol. 6, pp. 5\u201335, 1991.","journal-title":"Algorithmica"},{"key":"10_CR5","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1147\/rd.254.0272","volume":"25","author":"J. A. Darringer","year":"1981","unstructured":"J. A. Darringer, D. Brand, J. V. Gerbi, W. H. Joyner, and L. H. Trevillyan, \u201cLogic synthesis through local transformations,\u201d IBM Journal on Research and Development, vol. 25, pp. 272\u2013280, July 1981.","journal-title":"IBM Journal on Research and Development"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"A. Gupta, P. Ashar, and S. Malik, \u201cExploiting retiming in a guided simulation based validation methodology,\u201d in Correct Hardware Design and Verification Methods (CHARME\u201999), pp. 350\u2013353, September 1999.","DOI":"10.1007\/3-540-48153-2_32"},{"key":"10_CR7","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/43.62793","volume":"10","author":"S. Malik","year":"1991","unstructured":"S. Malik, E. M. Sentovich, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cRetiming and resynthesis: Optimizing sequential networks with combinational techniques,\u201d IEEE Transactions on Computer-Aided Design, vol. 10, pp. 74\u201384, January 1991.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"G. Hasteer, A. Mathur, and P. Banerjee, \u201cEfficient equivalance checking of multi-phase designs using retiming,\u201d in IEEE International Conference on Computer-Aided Design, pp. 557\u2013561, November 1998.","DOI":"10.1145\/288548.289086"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"J. Baumgartner, A. Tripp, A. Aziz, V. Singhal, and F. Andersen, \u201cAn abtraction algorithm for the verification of generalized C-slow designs,\u201d in Conference on Computer Aided Verification (CAV\u201900), pp. 5\u201319, July 2000.","DOI":"10.1007\/10722167_5"},{"key":"10_CR10","first-page":"41","volume":"1","author":"C. Leiserson","year":"1983","unstructured":"C. Leiserson and J. Saxe, \u201cOptimizing synchronous systems,\u201d Journal of VLSI and Computer Systems, vol. 1, pp. 41\u201367, January 1983.","journal-title":"Journal of VLSI and Computer Systems"},{"key":"10_CR11","doi-asserted-by":"publisher","first-page":"157","DOI":"10.1109\/43.184852","volume":"12","author":"H. J. Touati","year":"1993","unstructured":"H. J. Touati and R. K. Brayton, \u201cComputing the initial states of retimed circuits,\u201d IEEE Transactions on Computer-Aided Design, vol. 12, pp. 157\u2013162, January 1993.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10_CR12","doi-asserted-by":"publisher","first-page":"348","DOI":"10.1109\/43.489105","volume":"15","author":"G. Even","year":"1996","unstructured":"G. Even, I. Y. Spillinger, and L. Stok, \u201cRetiming revisited and reversed,\u201d IEEE Transactions on Computer-Aided Design, vol. 15, pp. 348\u2013357, March 1996.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"G. Cabodi, S. Quer, and F. Somenzi, \u201cOptimizing sequential verification by retiming transformations,\u201d in 37th ACM\/IEEE Design Automation Conference, pp. 601\u2013606, June 2000.","DOI":"10.1145\/337292.337591"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"A. Kuehlmann, M. K. Ganai, and V. Paruthi, \u201cCircuit-based Boolean reasoning,\u201d in Proceedings of the 38th ACM\/IEEE Design Automation Conference, ACM\/IEEE, June 2001.","DOI":"10.1145\/378239.378470"},{"key":"10_CR15","unstructured":"M. S. Hung, W. O. Rom, and A. Waren, Optimization with IBM OSL. Scientific Press, 1993."},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"The VIS Group, \u201cVIS: A system for verification and synthesis,\u201d in Conference on Computer Aided Verification (CAV\u201996), pp. 428\u2013432, Springer-Verlag, July 1996.","DOI":"10.1007\/3-540-61474-5_95"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44585-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T10:28:48Z","timestamp":1739874528000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44585-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423454","9783540445852"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44585-4_10","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}