{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T05:11:48Z","timestamp":1739941908954,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":29,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540423454"},{"type":"electronic","value":"9783540445852"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2001]]},"DOI":"10.1007\/3-540-44585-4_16","type":"book-chapter","created":{"date-parts":[[2010,2,11]],"date-time":"2010-02-11T19:39:50Z","timestamp":1265917190000},"page":"182-193","source":"Crossref","is-referenced-by-count":5,"title":["Automatic Abstraction for Verification of Timed Circuits and Systems?"],"prefix":"10.1007","author":[{"given":"Hao","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Eric","family":"Mercer","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Myers","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2001,7,4]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"R. Alur and R. P. Kurshan. Timing analysis in cospan. In Hybrid Systems III. Springer-Verlag, 1996.","DOI":"10.1007\/BFb0020948"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Peter A. Beerel, Teresa H.-Y. Meng, and Jerry Burch. Efficient verification of determinate speed-independent circuits. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 261\u2013267. IEEE Computer Society Press, November 1993.","DOI":"10.1109\/ICCAD.1993.580067"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"W. Belluomini, C. J. Myers, and H. P. Hofstee. Verification of delayed-reset domino circuits using ATACS. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 3\u201312, April 1999.","DOI":"10.1109\/ASYNC.1999.761518"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"W. Belluomini and C.J. Myers. Verification of timed systems using posets. In International Conference on Computer Aided Verification. Springer-Verlag, 1998.","DOI":"10.1007\/BFb0028762"},{"key":"16_CR5","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/BFb0016204","volume-title":"Checking properties of nets using transformations","author":"G. Berthelot","year":"1986","unstructured":"G. Berthelot. Checking properties of nets using transformations. In Lecture Notes in Computer Science, 222, pages 19\u201340, 1986."},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"R. K. Brayton. Vis: A system for verification and synthesis. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 428\u2013432, 1996.","DOI":"10.1007\/3-540-61474-5_95"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"J. R. Burch. Trace Algebra for Automatic Verification of Real-Time Concurrent Systems. PhD thesis, Carnegie Mellon University, 1992.","DOI":"10.21236\/ADA256199"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"David L. Dill. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. ACM Distinguished Dissertations. MIT Press, 1989.","DOI":"10.7551\/mitpress\/6874.001.0001"},{"key":"16_CR9","unstructured":"M. R. Greenstreet. Stari: Skew tolerant communication. unpublished manuscript, 1997."},{"issue":"8","key":"16_CR10","doi-asserted-by":"crossref","first-page":"961","DOI":"10.1109\/43.402496","volume":"14","author":"J. Gu","year":"1995","unstructured":"J. Gu and R. Puri. Asynchronous circuit synthesis with boolean satisfiability. In IEEE Trans. CAD, Vol. 14No.8, pages 961\u2013973, 1995.","journal-title":"IEEE Trans. CAD"},{"key":"16_CR11","unstructured":"H. P. Hofstee, S. H. Dhong, D. Meltzer, K. J. Nowka, J. A. Silberman, J. L. Burns, S. D. Posluszny, and O. Takahashi. Designing for a gigahertz. IEEE MICRO, May\u2013June 1998."},{"issue":"1","key":"16_CR12","first-page":"1009","volume":"CAS-28","author":"R. Johnsonbaugh","year":"1981","unstructured":"R. Johnsonbaugh and T. Murata. Additional methods for reduction and expansion of marked graphs. In IEEE TCAS, vol. CAS-28no.1, pages 1009\u20131014, 1981.","journal-title":"IEEE TCAS"},{"key":"16_CR13","unstructured":"Michael Kishinevsky, Alex Kondratyev, Alexander Taubin, and Victor Varshavsky. Concurrent Hardware: The Theory and Practice of Self-Timed Design. Series in Parallel Computing. John Wiley & Sons, 1994."},{"key":"16_CR14","unstructured":"E. Mercer, C. Myers, and Tomohiro Yoneda. Improved poset timing analysis in timed petri nets. Technical report, University of Utah, 2001. http:\/\/www.async.utah.edu."},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Charles E. Molnar, Ian W. Jones, Bill Coates, and Jon Lexau. A FIFO ring oscillator performance experiment. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 279\u2013289. IEEE Computer Society Press, April 1997.","DOI":"10.1109\/ASYNC.1997.587181"},{"issue":"1","key":"16_CR16","first-page":"2","volume":"47","author":"D. Moundanos","year":"1998","unstructured":"D. Moundanos, J. Abraham, and Y. Hoskote. Abstraction techniques for validation coverage analysis and test generation. IEEE TC, 47(1):2\u201314, 1998.","journal-title":"IEEE TC"},{"issue":"4","key":"16_CR17","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T. Murata","year":"1989","unstructured":"T. Murata. Petri nets: Properties, analysis, and applications. In Proceedings of the IEEE 77(4), pages 541\u2013580, 1989.","journal-title":"Proceedings of the IEEE"},{"issue":"10","key":"16_CR18","first-page":"68","volume":"CAS-27","author":"T. Murata","year":"1980","unstructured":"T. Murata and J. Y. Koh. Reduction and expansion of lived and safe marked graphs. In IEEE TCAS, vol. CAS-27,no. 10, pages 68\u201370, 1980.","journal-title":"IEEE TCAS"},{"key":"16_CR19","unstructured":"C. Ramchandani. Analysis of Asynchronous Concurrent Systems by Timed Petri Nets. PhD thesis, MIT, Feb. 1974."},{"key":"16_CR20","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1007\/10722167_23","volume-title":"Efficient reachability analysis of hierarchical reactive machines","author":"R. Alur","year":"2000","unstructured":"R. Alur R. Grosu and M. McDougall. Efficient reachability analysis of hierarchical reactive machines. In 12th International Conference on Computer-Aided Verification, LNCS 1855, pages 280\u2013295, 2000."},{"key":"16_CR21","unstructured":"Oriol Roig. Formal Verification and Testing of Asynchronous Circuits. PhD thesis, Univsitat Polit\u00e8cnia de Catalunya, May 1997."},{"key":"16_CR22","doi-asserted-by":"crossref","unstructured":"Shai Rotem, Ken Stevens, Ran Ginosar, Peter Beerel, Chris Myers, Kenneth Yun, Rakefet Kol, Charles Dike, Marly Roncken, and Boris Agapiev. RAPPID: An asynchronous instruction length decoder. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 60\u201370, April 1999.","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"16_CR23","volume-title":"Stepwise refinements for transitions and places","author":"I. Suzuki","year":"1982","unstructured":"I. Suzuki and T. Murata. Stepwise refinements for transitions and places. New York: Springer-Verlag, 1982."},{"issue":"1","key":"16_CR24","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/0022-0000(83)90029-6","volume":"27","author":"I. Suzuki","year":"1983","unstructured":"I. Suzuki and T. Murata. A method for stepwise refinements and abstractions of petri nets. In Journal Of Computer System Science, 27(1), pages 51\u201376, 1983.","journal-title":"Journal Of Computer System Science"},{"key":"16_CR25","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"546","DOI":"10.1007\/3-540-61604-7_75","volume-title":"Verifying abstractions of timed systems","author":"S. Tasiran","year":"1996","unstructured":"S. Tasiran, R. Alur, R. Kurshan, and R. Brayton. Verifying abstractions of timed systems. In LNCS, volume 1119, pages 546\u2013562. Springer-Verlag, 1996."},{"key":"16_CR26","doi-asserted-by":"crossref","unstructured":"S. Tasiran and R. K. Brayton. Stari: A case study in compositional and heirarchical timing verification. In Proc. International Conference on Computer Aided Verification, 1997.","DOI":"10.1007\/3-540-63166-6_20"},{"key":"16_CR27","doi-asserted-by":"crossref","unstructured":"Tomohiro Yoneda and Hiroshi Ryu. Timed trace theoretic verification using partial order reduction. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 108\u2013121, April 1999.","DOI":"10.1109\/ASYNC.1999.761527"},{"key":"16_CR28","unstructured":"Hao Zheng. Specification and compilation of timed systems. Master\u2019s thesis, University of Utah, 1998."},{"key":"16_CR29","doi-asserted-by":"crossref","unstructured":"Hao Zheng. Automatic Abstraction for Synthesis and Verification of Timed Systems. PhD thesis, University of Utah, 2001.","DOI":"10.1007\/3-540-44585-4_16"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44585-4_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T10:28:27Z","timestamp":1739874507000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44585-4_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2001]]},"ISBN":["9783540423454","9783540445852"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/3-540-44585-4_16","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2001]]}}}