{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:01Z","timestamp":1737492001267,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_10","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"87-95","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of Virtual Circuits by Means of the FIPSOC Devices"],"prefix":"10.1007","author":[{"given":"E.","family":"Cant\u00f3","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. M.","family":"Moreno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Cabestany","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Lacadena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. M.","family":"Insenser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"J.M. Moreno, J. Madrenas, J. Cabestany, E. Cant\u00f3, R. Kielbik, J. Faura, J.M. Insenser, \u201cRealization of Self-Repairing and Evolvable Harware Structures by Means of Implicit Self-Configuration\u201c, Proceedings of the First NASA\/DoD Workshop on Evolvable Hardware (EH\u201999), pp. 182\u2013187, Pasadena, California, July 1999.","DOI":"10.1109\/EH.1999.785451"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"J.M. Moreno, J. Madrenas, J. Faura, E. Cant\u00f3, J. Cabestany, J.M. Insenser, \u201cFeasible Evolutionary and Self-Repairing Hardware by Means of the Dynamic Reconfiguration Capabilities of the FIPSOC Devices\u201d, Evolvable Systems: From Biology to Hardware, M. Sipper, D. Mange, A. P\u00e9rez-Uribe (eds.), pp. 345\u2013355, Springer-Verlag, 1998.","DOI":"10.1007\/BFb0057636"},{"key":"10_CR3","unstructured":"J. Madrenas, J.M. Moreno, J. Cabestany, J. Faura, J.M. Insenser, \u201cRadiation-Tolerant On-Line Monitored MAC Unit for Neural Models Using Reconfigurable-Logic FIPSOC Devices\u201d, 4th IEEE International On-Line Test Workshop, pp. 114\u2013118, Capri, Italy, July 1998."},{"key":"10_CR4","unstructured":"J.M. Moreno, J. Madrenas, J. Cabestany, E. Cant\u00f3, J. Faura, J.M. Insenser, \u201cDynamically Reconfigurable Strategies for Implementing Artificial Neural Networks Models in Programmable Hardware\u201c, Proceedings of the 6th Conference Mixed Designs of Integrated Circutis and Systems (MIXDES\u201999), pp. 379\u2013384, Krak\u00f3w, Poland, June 1999."},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"J.M. Moreno, J. Cabestany, E. Cant\u00f3, J. Faura, J.M. Insenser, \u201cThe Role of Dynamic Reconfiguration for Implementing Artificial Neural Networks Models in Programmable Hardware\u201d, Engineering Applications of Bio-Inspired Artificial Neural Networks, J. Mira, J.V. S\u00e1nchez Andr\u00e9s (eds.), pp. 85\u201394, Springer-Verlag, 1999.","DOI":"10.1007\/BFb0100475"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"J. Faura, C. Horton, P. van Doung, J. Madrenas, J.M. Inserser, \u201cA Novel Mixed Signal Programmable Device with On-Chip Microprocessor\u201d. Proceedings of the IEEE 1997 Custom Integrated Circuits Conference (1997) 103\u2013106.","DOI":"10.1109\/CICC.1997.606594"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"J. Faura, J.M. Moreno, M-A. Aguirre, P. Van Doung, J.M. Insenser, \u201cMulticontext Dynamic Reconfiguration and Real-Time Probing on a Novel Mixed Signal Programmable Device with On-Chip Microprocessor\u201d, Field-Programmable Logic and Applications, W. Luk, Y.K. Cheung, M. Glesner (eds.) pp. 1\u201310, Springer-Verlag, 1997.","DOI":"10.1007\/3-540-63465-7_205"},{"issue":"2","key":"10_CR8","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"M. J. Wirthlin","year":"1998","unstructured":"Michael J. Wirthlin, Brad L. Hutchings, \u201cImproving Functional Density Using Run-Time Circuit Reconfiguration\u201d. IEEE Transactions on VLSI Systems, Vol. 6, No. 2, pp. 247\u2013256, June 1998.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Huiqun Liu and D.F. Wong, \u201cCircuit Partitioning for Dynamically Reconfigurable FPGAs\u201d. International Symposium on Field Programmable Gate Arrays, Monterrey, CA, pp. 187\u2013194, Feb. 1999.","DOI":"10.1145\/296399.296456"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Steve Trimberger, \u201cScheduling Designs into a Time-Multiplexed FPGA\u201d, International Symposium on Field Programmable Gate Arrays, pp. 153\u2013160, Feb. 98","DOI":"10.1145\/275107.275135"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"D. Chang, M. Marek-Sadowska, \u201cPartitioning Sequential Circuits on Dynamically Reconfigurable FPGAs\u201d, International Symposium on Field Programmable Gate Arrays, pp. 161\u2013167, Feb. 98","DOI":"10.1109\/12.773794"},{"issue":"6","key":"10_CR12","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1109\/12.773794","volume":"48","author":"D. Chang","year":"1999","unstructured":"D. Chang, M. Marek-Sadowska, \u201cPartitioning Sequential Circuits on Dynamically Reconfigurable FPGAs\u201d, IEEE Transatcions on Computers, Vol. 48, No. 6, pp. 565\u2013578, June 1999.","journal-title":"IEEE Transatcions on Computers"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:05Z","timestamp":1737489545000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_10","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}