{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:28Z","timestamp":1725493048314},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_101","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"849-852","source":"Crossref","is-referenced-by-count":2,"title":["Placement of Linear Arrays"],"prefix":"10.1007","author":[{"given":"Erwan","family":"Fabiani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominique","family":"Lavenier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"101_CR1","doi-asserted-by":"crossref","unstructured":"P. Quinton and V. V. Dongen. The mapping of linear recurrence equations on regular arrays. Journal of VLSI Signal Processing, 1(2), 1989.","DOI":"10.1007\/BF02477176"},{"key":"101_CR2","doi-asserted-by":"crossref","unstructured":"J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati and P. Boucard. Programmable Active Memories: Recon.gurable Systems Come of Age. IEEE Transactions on VLSI Systems, 4(1), 1996.","DOI":"10.1109\/92.486081"},{"key":"101_CR3","unstructured":"E. Fabiani, D. Lavenier and L. Perraudeau. Loop Parallelization on a Reconfigurable Coprocessor. In WDTA\u201998:Workshop on Design, Test and Applications, Dubrovnik, Croatia, 1998"},{"key":"101_CR4","unstructured":"P. LeMoenner, L. Perraudeau, P. Quinton S. Rajopadhye, T. Risset Generating Regular Arithmetic Circuits with ALPHARD. MPPS\u201996:Massively Parallel Computing Systems, Ischia, Italie, 1996."},{"key":"101_CR5","doi-asserted-by":"crossref","unstructured":"E. Fabiani and D. Lavenier. Usingknapsac k technique to place linear arrays on FPGA. Research report 1335, IRISA, June 2000.","DOI":"10.1007\/3-540-44614-1_101"},{"key":"101_CR6","unstructured":"S. Martello and P. Toth. Knapsack Problems: Algorithms and Computer Implementation. John Wiley and Sons, 1990."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:12Z","timestamp":1556906772000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_101","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}