{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T14:06:09Z","timestamp":1773324369960,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540678991","type":"print"},{"value":"9783540446149","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_11","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"96-105","source":"Crossref","is-referenced-by-count":6,"title":["Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT"],"prefix":"10.1007","author":[{"given":"J\u00f6rn","family":"Gause","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y. K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"11_CR1","doi-asserted-by":"publisher","first-page":"878","DOI":"10.1109\/76.735383","volume":"8","author":"P. Pirsch","year":"1998","unstructured":"Pirsch, P., Stolberg, H.-J.: VLSI Implementations of Image and Video Multimedia Processing Systems. IEEE Trans. Circuits Syst. Video Technol. 8 1998 878\u2013891","journal-title":"IEEE Trans. Circuits Syst. Video Technol"},{"key":"11_CR2","unstructured":"MPEG Group: Overview of the MPEG-4 Standard. ISO\/IEC JTC1\/SC29\/WG11 N2725 1999"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Sikora, T., Makai, B.: Low Complexity Shape-Adaptive DCT for Generic Coding of Video. Proc. Workshop on Image Analysis and Image Coding 1994","DOI":"10.1109\/76.350781"},{"key":"11_CR4","unstructured":"MPEG Group: MPEG-4 Video Verification Model Version 15.0. ISO\/IEC JTC1\/ SC29\/WG11 N3093 1999"},{"key":"11_CR5","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/2.839321","volume":"33","author":"S.D. Haynes","year":"2000","unstructured":"Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video Image Processing with the SONIC Architecture. IEEE Computer 33 2000 50\u201357","journal-title":"IEEE Computer"},{"key":"11_CR6","unstructured":"Le, T., Wendt, M., Glesner, M.: VLSI-Architecture of a Time-Recursive 2-D Shape-Adaptive DCT Processor for Generic Coding of Video. Proc. Intern. Conf. on Signal Processing Applications and Technology 1997 1238\u20131242"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Le, T., Glesner, M.: A New Flexible Architecture for Variable Length DCT Targeting Shape-Adaptive Transform. Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing 4 1999 1949\u20131952","DOI":"10.1109\/ICASSP.1999.758307"},{"key":"11_CR8","doi-asserted-by":"publisher","first-page":"456","DOI":"10.1109\/TASSP.1974.1162619","volume":"22","author":"A. Peled","year":"1974","unstructured":"Peled, A., Liu, B.: A New Hardware Realization of Digital Filters. IEEE Trans. Acoust., Speech, Signal Process. 22 1974 456\u2013462","journal-title":"IEEE Trans. Acoust., Speech, Signal Process"},{"key":"11_CR9","doi-asserted-by":"publisher","first-page":"992","DOI":"10.1109\/TCS.1987.1086215","volume":"34","author":"M.T. Sun","year":"1987","unstructured":"Sun, M.T., Wu, L., Liou, M.L.: A Concurrent Architecture for VLSI Implementation of Discrete Cosine Transform. IEEE Trans. Circuits Syst. 34 1987) 992\u2013994","journal-title":"IEEE Trans. Circuits Syst"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Haynes, S.D., Cheung, P.Y.K.: A Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure. Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1998 226\u2013234","DOI":"10.1109\/FPGA.1998.707900"},{"key":"11_CR11","unstructured":"Altera Inc.: FLEX 10KE Embedded Programmable Logic Family Data Sheet1999"},{"key":"11_CR12","unstructured":"Xilinx Inc.: VirtexTM 2.5 V Field Programmable Gate Arrays 2000"},{"key":"11_CR13","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1109\/12.773794","volume":"48","author":"D. Chang","year":"1999","unstructured":"Chang, D., Marek-Sadowska, M.: Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs. IEEE Trans. on Computers 48 1999 565\u2013578","journal-title":"IEEE Trans. on Computers"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T09:05:55Z","timestamp":1684055155000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_11","relation":{},"ISSN":["0302-9743"],"issn-type":[{"value":"0302-9743","type":"print"}],"subject":[],"published":{"date-parts":[[2000]]}}}