{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:43Z","timestamp":1759147303950,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_13","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"121-130","source":"Crossref","is-referenced-by-count":46,"title":["Multitasking on FPGA Coprocessors"],"prefix":"10.1007","author":[{"given":"H.","family":"Simmler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Levinson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"M\u00e4nner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"13_CR1","volume-title":"PCI Pamette V1. DEC","author":"M. Shand","year":"1997","unstructured":"Mark Shand: PCI Pamette V1. DEC, Systems Research Center, Palo Alto, USA. 1997. http:\/\/www.research.digital.com\/SRC\/pamette"},{"key":"13_CR2","volume-title":"microEnable","author":"K.-H. Noffz","year":"1999","unstructured":"K.-H. Noffz and R. Lay: microEnable, Silicon Software GmbH, Mannheim, Germany. 1999. http:\/\/www.silicon-software.com"},{"key":"13_CR3","volume-title":"VCC H.O.T. II","author":"Virtual Computer Corporation","year":"1997","unstructured":"Virtual Computer Corporation: VCC H.O.T. II, Virtual Computer Corporation, Reseda, USA. 1997. http:\/\/www.vcc.com"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"R. Hudson, D. Lehn and P. Athanas: A Run-Time Reconfigurable Engine for Image Interpolation, IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, California. April 1998. Page 88\u201395.","DOI":"10.1109\/FPGA.1998.707886"},{"key":"13_CR5","unstructured":"G. Brebner: The Swappable Logic Unit: A Paradigm for Virtual Hardware, IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, California. April 1997. Pages 77\u201386."},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"J. Jean, K. Tomko, V. Yavagal, R. Cook and J. Shah: Dynamic Reconfiguration to Support Concurrent Applications, IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, California. April 1998. Pages 302\u2013303.","DOI":"10.1109\/FPGA.1998.707926"},{"key":"13_CR7","unstructured":"H. Simmler, L. Levinson and R. M\u00e4nner: Preemptive Multitasking on FPGAs. IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, California. April 2000. unpublished."},{"key":"13_CR8","unstructured":"J. Nehmer and P. Sturm: Systemsoftware. dPunkt.Verlag. 1998."},{"key":"13_CR9","unstructured":"Intel: Intel Architecture Software Developer\u2019s Manual, Volume 3, Intel Inc.. 1999. http:\/\/www.intel.com\/design\/product.htm"},{"key":"13_CR10","volume-title":"Virtex 2,5V Field Programmable Gate Arrays","author":"Xilinx Inc.","year":"1999","unstructured":"Xilinx Inc.: Virtex 2,5V Field Programmable Gate Arrays, Xilinx. San Jose, California 95124. 1999. http:\/\/www.xilinx.com\/products\/virtex.htm"},{"key":"13_CR11","unstructured":"IDT: Fast Static Rams and Modules, IDT Inc. 1999. http:\/\/www.idt.com\/products\/sram\/Welcome.html"},{"key":"13_CR12","unstructured":"Samsung: SRam Products, Samsung Semiconductor Inc.. 1999 http:\/\/www.usa.samsungsemi.com\/products\/browse\/ntramsram.htm"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"T. Kean and A. Duncan: DES Key Breaking, Encryption and Decryption on the XC6216, IEEE Symposium on FPGAs for Custom Computing Machines, Los Alamitos, California. April 1998. Pages 310\u2013311.","DOI":"10.1109\/FPGA.1998.707930"},{"key":"13_CR14","unstructured":"H. Simmler, E. Bindewald, R. M\u00e4nner: Acceleration of Protein Energy Calculation by FPGAs, Proc. Int\u2019l Conf. on Mathematics and Engineering Techniques in Medicine and Biological Science. CSREA Press, June 2000. unpublished."},{"key":"13_CR15","unstructured":"E. Bindewald, et.al.: Ab inition protein structure prediction with MOLEGO, Proc. 7th Int\u2019l Conf. on Intelligent Systems for Molecular Biology. 1999."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:48Z","timestamp":1737489588000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_13","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}