{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:15Z","timestamp":1737492015803,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_2","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"7-18","source":"Crossref","is-referenced-by-count":1,"title":["Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS"],"prefix":"10.1007","author":[{"given":"S.","family":"Govindarajan","sequence":"first","affiliation":[]},{"given":"R.","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"2_CR1","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/3-540-64359-1_669","volume-title":"Proceedings of the 5th Reconfigurable Architectures Workshop (RAW)","author":"I. Ouaiss","year":"1998","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri. \u201cAn Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures\u201d. In Proceedings of the 5th Reconfigurable Architectures Workshop (RAW), Lecture Notes in Computer Science 1388, pages 31\u201336, April 1998."},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"S. Govindarajan, I. Ouaiss, V. Srinivasan, M. Kaul and R. Vemuri. \u201cAn Effective Design System for Dynamically Reconfigurable Architectures\u201d. In Proceedings of Sixth Annual IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), pages 312\u2013313, Napa, California, April 1998. IEEE Computer Society. ISBN 0-8186-8900-5.","DOI":"10.1109\/FPGA.1998.707932"},{"key":"2_CR3","unstructured":"I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul and R. Vemuri. \u201cA Unified Specification Model of Concurrency and Coordination for Synthesis from VHDL\u201d. In Proceedings of the 4th International Conference on Information Systems Analysis and Synthesis (ISAS), July 1998."},{"key":"2_CR4","unstructured":"IEEE Standard 1076-1993. IEEE Standard VHDL Language Reference Manual."},{"key":"2_CR5","volume-title":"Prentice-Hall Inc.","author":"D. D. Gajski","year":"1994","unstructured":"D. D. Gajski, F. Vahid, et al. \u201cSpecification and Design of Embedded Systems\u201d. In Prentice-Hall Inc., Upper Saddle River, NJ, 1994."},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"K. Kucukcakar, and A. Parker. \u201cCHOP: A constraint-driven system-level partitioner\u201d. In Proceedings of the Conference on Design Automation, pages 514\u2013519, 1991.","DOI":"10.1145\/127601.127724"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"R. K. Gupta and G. De Micheli. \u201cPartitioning of funtional models of synchronous digital systems\u201d. In Proceesings of the International Conference on Computer-Aided Design, pages 216\u2013219, 1990.","DOI":"10.1109\/ICCAD.1990.129884"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"A. A. Duncan, D. C. Hendry and P. Gray. \u201cAn Overview of the Cobra-ABS High-Level Synthesis System for Multi-FPGA Systems\u201d. In Proceedings of FPGAs for Custom Computing Machines (FCCM), pages 106\u2013115, Napa Valley, California, 1998.","DOI":"10.1109\/FPGA.1998.707888"},{"issue":"1","key":"2_CR9","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/92.273146","volume":"2","author":"Y. Chen","year":"1994","unstructured":"Y. Chen, Y. Hsu, and C. King. \u201cMULTIPAR: Behavioral partition for synthesizing multiprocessor architectures\u201d. In IEEE Transactions on VLSI systems, volume 2, No. 1, pages 21\u201332, March 1994.","journal-title":"IEEE Transactions on VLSI systems"},{"key":"2_CR10","unstructured":"S. Govindarajan, V. Srinivasan, P. Lakshmikanthan and R. Vemuri. \u201cATechnique for Dynamic High-Level Exploration During Behavioral-Partitioning for Multi-Device Architectures\u201d. In Proceedings of the 13th International Conference on VLSI Design (VLSI 2000), 2000. Received the best paper award."},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"D. D. Gajski, N. D. Dutt, A. C. Wu and S. Y. Lin. \u201cHigh-Level Synthesis: Introduction to Chip and System Design\u201d. Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"J. Roy, N. Kumar, R. Dutta and R. Vemuri. \u201cDSS: A Distributed High-Level Synthesis System\u201d. In IEEE Design and Test of Computers, June 1992.","DOI":"10.1109\/54.143143"},{"key":"2_CR13","unstructured":"S. Govindarajan and R. Vemuri. \u201cAn Efficient Clustering-Based Heuristic for Time-Constrained Static-List Scheduling. In Proceedings of the IEEE Design, Automation and Test in Europe, DATE Conference, 2000."},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"M. Kaul and R. Vemuri. \u201cTemporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs\u201d. In Design, Automation and Test in Europe, DATE, pages 202\u2013209. IEEE Computer Society Press, 1999.","DOI":"10.1145\/307418.307490"},{"key":"2_CR15","unstructured":"Vinoo Srinivasan. \u201cPartitioning in Reconfigurable Computing Environments\u201d. PhD thesis, University of Cincinnati, ECECS Department, 1999."},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"L. B. Jackson. \u201cDigital Filters and Signal Processing\u201d. Kluwer Academic Publishers, second edition, 1989.","DOI":"10.1007\/978-1-4615-3262-0"},{"key":"2_CR17","unstructured":"Wildforce multi-FPGA board by Annapolis Micro Systems, Inc.. \u201c http:\/\/www.annapmicro.com \u201d."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:24Z","timestamp":1737489564000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_2","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}