{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:15Z","timestamp":1725493035622},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_21","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"181-190","source":"Crossref","is-referenced-by-count":3,"title":["Area-Optimized Technology Mapping for Hybrid FPGAs"],"prefix":"10.1007","author":[{"given":"Srini","family":"Krishnamoorthy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sriram","family":"Swaminathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"21_CR1","unstructured":"APEX 20K Data Sheet. Altera Corporation, 1999."},{"key":"21_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for Digital Circuits","author":"R. Brayton","year":"1984","unstructured":"R. Brayton, A. Sangiovanni-Vincentelli, G. Hachtel, and C. McMullin. Logic Minimization Algorithms for Digital Circuits. Kluwer Academic Publishers, Boston, MA, 1984."},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"J. Cong and Y. Ding. FlowMap: an Optimized Technology Mapping Algorithm for Delay Optimization in Lookup-table Based FPGA Designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13:1\u201312, Jan. 1994.","DOI":"10.1109\/43.273754"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"J. Cong, C. Wu, and Y. Ding. Cut Ranking and Pruning: Enabling a General and Efficient FPGA Mapping Solution. In ACM 7th International Symposium on Field-Programmable Gate Arrays, Monterey, Ca., Feb. 1999.","DOI":"10.1145\/296399.296425"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"J. Cong and S. Xu. Technology Mapping for FPGAs with Embedded Memory Blocks. In ACM 6th International Symposium on Field-Programmable Gate Arrays, Monterey, Ca., Feb. 1998.","DOI":"10.1145\/275107.275138"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"F. Heile and A. Leaver. Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks. In ACM 7th International Symposium on Field-Programmable Gate Arrays, Monterey, Ca., Feb. 1999.","DOI":"10.1145\/296399.296415"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"A. Kaviani and S. Brown. The Hybrid Field-Programmable Architecture. IEEE Design and Test of Computers, pages 74\u201383, Apr. 1999.","DOI":"10.1109\/54.765206"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"A. Kaviani and S. Brown. Technology Mapping Issues for an FPGA with Lookup Tables and PLA-like Blocks. In ACM\/SIGDA 8th International Symposium on Field-Programmable Gate Arrays, Monterey, Ca., Feb. 2000.","DOI":"10.1145\/329166.329180"},{"key":"21_CR9","series-title":"Tech. Rep. UCB\/ERL M92\/41","volume-title":"SIS: A system for sequential circuit analysis","author":"E. Sentovich","year":"1992","unstructured":"E. Sentovich. SIS: A system for sequential circuit analysis. Tech. Rep. UCB\/ERL M92\/41, Electronics Research Laboratory, University of California, Berkeley, may 1992."},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"S. Wilton. SMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memories. In ACM 6th International Symposium on Field-Programmable Gate Arrays, Monterey, Ca., Feb. 1998.","DOI":"10.1145\/275107.275137"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Srini Krishnamoorthy, Sriram Swaminathan and Russell Tessier. Area-Optimized Technology Mapping for Hybrid FPGAs UMass Amherst ECE Dept Tech. Report TR-CSE-00-4, 2000","DOI":"10.1007\/3-540-44614-1_21"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:04Z","timestamp":1556906764000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_21","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}