{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:13Z","timestamp":1737492013981,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_22","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"191-200","source":"Crossref","is-referenced-by-count":3,"title":["CoMGen: Direct Mapping of Arbitrary Components into LUT-Based FPGAs"],"prefix":"10.1007","author":[{"given":"Joerg","family":"Abke","sequence":"first","affiliation":[]},{"given":"Erich","family":"Barke","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"J. Abke, E. Barke, and J. Stohmann. A Universal Module Generator for LUT-Based FPGAs. In Proc. of the 10th IEEE Int\u2019l. Workshop on Rapid System Prototyping, pages 230\u2013235. IEEE Computer Society, 1999.","DOI":"10.1109\/IWRSP.1999.779058"},{"key":"22_CR2","unstructured":"L. Geppert. Electronic Design Automation. IEEE Spectrum, Jan. 2000."},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":"J. Hwang, C. Patterson, S. Mohan, E. Dellinger, S. Mitra, and R. Wittig. Generating Layouts for Self-Implementing Modules. In Proc. of the 8th Int\u2019l Workshop on Field-Programmable Logic and Applications, pages 525\u2013529, 1998.","DOI":"10.1007\/BFb0055294"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"A. Koch. Module Compaction in FPGA-based Regular Datapaths. Proc. of the 33th ACM\/IEEE Int\u2019l Conference on Design Automation (DAC), pages 471\u2013476, 1996.","DOI":"10.1145\/240518.240608"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":"A. Koch. Structured Design Implementation \u2014 A Strategy for Implementing Regular Datapaths on FPGAs. FPGA, pages 151\u2013157, 1996.","DOI":"10.1145\/228370.228392"},{"key":"22_CR6","series-title":"PhD thesis","volume-title":"Regular Datapaths on Field-Programmable Gate Arrays","author":"A. Koch","year":"1997","unstructured":"A. Koch. Regular Datapaths on Field-Programmable Gate Arrays. PhD thesis, Technical University of Braunschweig, Germany, 1997."},{"key":"22_CR7","unstructured":"LPM 210: Library of Parameterizable Modules Module Specification. http:\/\/www.edif.org\/lpmweb\/documentation\/210cells.htm ."},{"issue":"5","key":"22_CR8","first-page":"624","volume":"17","author":"A. R. Naseer","year":"1998","unstructured":"A. R. Naseer, M. Balakrishnan, and A. Kumar. Direct Mapping of RTL Structures onto LUT-Based FPGA\u2019s. IEEE TCAD, 17(5):624\u2013631, July 1998.","journal-title":"IEEE TCAD"},{"key":"22_CR9","unstructured":"J. Pihl and J.-E. \u00f8ye. A Web-Based Arithmetic Module Generator for High Performance VLSI Applications. In Proc. of the Int\u2019l Workshop on IP Based Synthesis and System Design, 1998."},{"key":"22_CR10","unstructured":"J. Pihl and E. Sand. Arithmetic Module Generator for High Performance VLSI Designs. http:\/\/modgen.fysel.ntnu.no ."},{"key":"22_CR11","unstructured":"S. Riedel, H.-J. Brand, and D.M \u00fcller. Module Generation from the Implementation Viewpoint. IWLAS, 1996."},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"J. Stohmann and E. Barke. An Universal CLA Adder Generator for SRAM-Based FPGAs. 6th Int\u2019l Conference on Field Programmable Logic and Applications, pages 44\u201354, 1996.","DOI":"10.1007\/3-540-61730-2_5"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"J. Stohmann and E. Barke. A Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs. Int\u2019l Conference on Computer Design, pages 489\u2013495, 1997.","DOI":"10.1109\/ICCD.1997.628913"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"J. Stohmann, K. Harbich, M. Olbrich, and E. Barke. An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping. 8th Int\u2019l Conference on Field Programmable Logic and Application, pages 79\u201388, 1998.","DOI":"10.1007\/BFb0055235"},{"key":"22_CR15","doi-asserted-by":"crossref","unstructured":"D. E. Thomas and P. R. Moorby. The Verilog Hardware Description Language. Kluwer Academic Publishers, 4th edition, 1998.","DOI":"10.1007\/978-1-4757-2896-5"},{"key":"22_CR16","unstructured":"Xilinx. The Programmable Logic Data Book. Xilinx, Inc., 1998."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:45Z","timestamp":1737489585000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_22","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}