{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:37Z","timestamp":1725493057112},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_28","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"250-259","source":"Crossref","is-referenced-by-count":1,"title":["System Design with Genetic Algorithms"],"prefix":"10.1007","author":[{"given":"C.","family":"Bauer","sequence":"first","affiliation":[]},{"given":"P.","family":"Zipf","sequence":"additional","affiliation":[]},{"given":"H.","family":"Wojtkowiak","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"28_CR1","unstructured":"C. Bauer, P. Zipf, H. Wojtkowiak. Fault Tolerance with Genetic Algorithms in Hardware Software Codesign. In Elektronik Praxis: HighSys\u2019 99"},{"key":"28_CR2","unstructured":"C. Bauer, P. Zipf, H. Wojtkowiak. Integration von Fehlertoleranz im Codesign. In Proc. Third ITG\/GI\/GMM-Workshop, 2000"},{"key":"28_CR3","volume-title":"Entwurf und Implementierung der Zellmatrix eines FPGAs als Verilogmodell","author":"A. Glasmacher","year":"2000","unstructured":"A. Glasmacher. Entwurf und Implementierung der Zellmatrix eines FPGAs als Verilogmodell. Studienarbeit, Universit\u00e4t Siegen, 2000"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"E. Maehle and F.-J. Markus. Fault-tolerant dynamic task scheduling based on dataflow graphs. In Proc. 2nd Annual Workshop on Fault-Tolerant Parallel and Distributed Systems, 1998","DOI":"10.1007\/978-1-4615-5449-3_21"},{"key":"28_CR5","unstructured":"D. Sahe, R. S. Miha and A. Basu. Hardware software partitioning using genetic algorithm. In VLSI Design, 1997"},{"key":"28_CR6","doi-asserted-by":"crossref","unstructured":"A. Thompson. Evolving fault tolerant systems. In First IEE\/IEEE International Conference on Genetic Algorithms in Engineering Systems, Sheffield, 1995","DOI":"10.1049\/cp:19951102"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"A. Thompson. Evolutionary techniques for fault tolerance. In Proc. UKACC Int. Conf. on Control 1996","DOI":"10.1049\/cp:19960635"},{"key":"28_CR8","volume-title":"Entwurf und Implementierung der Steuerlogik eines FPGAs als Verilogmodell","author":"K. Woska","year":"2000","unstructured":"K. Woska. Entwurf und Implementierung der Steuerlogik eines FPGAs als Verilogmodell. Studienarbeit, Universit\u00e4t Siegen, 2000"},{"key":"28_CR9","unstructured":"P. Zipf, C. Bauer, H. Wojtkowiak. A Hardware Extension to Improve Fault Handling in FPGA-Based Systems. In Proc. DDECS, 2000"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,10,12]],"date-time":"2018-10-12T10:37:20Z","timestamp":1539340640000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_28","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}