{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:48Z","timestamp":1725493068387},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_30","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"270-276","source":"Crossref","is-referenced-by-count":12,"title":["Compact Spiking Neural Network Implementation in FPGA"],"prefix":"10.1007","author":[{"given":"Selene","family":"Maya","sequence":"first","affiliation":[]},{"given":"Rocio","family":"Reynoso","sequence":"additional","affiliation":[]},{"given":"C\u00e9sar","family":"Torres","sequence":"additional","affiliation":[]},{"given":"Miguel","family":"Arias-Estrada","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"30_CR1","doi-asserted-by":"crossref","unstructured":"IEEE Transactions on Neural Networks. \u201cSpecial issue on pulse coupled neural networks\u201d, Vol. 10, No. 3 (1999)","DOI":"10.1109\/TNN.1999.761704"},{"key":"30_CR2","unstructured":"Bade, S. and Hutchings, B.: FPGA-Based Stochastic Neural-Implementation. IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, (1994) 189\u2013198"},{"key":"30_CR3","unstructured":"Beuchat, J.-L.: R\u00e9alisation materielle de r\u00e9seaux neuronaux en logique stochastique. Technical Report, (1996) http:\/\/diwww.epfl.ch\/~jlbeucha\/neural_html\/projet2.html"},{"key":"30_CR4","unstructured":"Moerland, P. and Fiesler, E.: Neural network adaptations to hardware implementations. Handbook of neural computation, release 97\/1, IOP Publishing Ltd and Oxford University Press, (1997)"},{"issue":"3","key":"30_CR5","doi-asserted-by":"publisher","first-page":"545","DOI":"10.1109\/72.761711","volume":"10","author":"H. Hikawa","year":"1999","unstructured":"Hikawa, H.: Frequency-Based Multilayer Neural Network with On-Chip Learning and Enhancement Neuron Characteristics. Transactions on Neural Networks IEEE, Vol. 10, No. 3, (1999) 545\u2013553","journal-title":"Transactions on Neural Networks IEEE"},{"key":"30_CR6","unstructured":"Hikawa, H.: Learning Performance of Frequency-Modulation Digital Neural Network with On-Chip Learning. WCCI\u2019 98 \u2014 IJCNN (1998) 557\u2013562"},{"issue":"3","key":"30_CR7","doi-asserted-by":"publisher","first-page":"523","DOI":"10.1109\/72.217193","volume":"4","author":"J. Lazzaro","year":"1993","unstructured":"Lazzaro, J., Wawrzynek, J., Mahowald, M., Sivilotti, M., Gillespie, D.: Silicon auditory processors as computer peripherals. IEEE Transactions On Neural Networks, Vol. 4, No. 3, (1993) 523\u2013527","journal-title":"IEEE Transactions On Neural Networks"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:28Z","timestamp":1556921188000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_30","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}