{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:01Z","timestamp":1737492001692,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_33","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"300-311","source":"Crossref","is-referenced-by-count":2,"title":["A Specific Test Methodology for Symmetric SRAM-Based FPGAs"],"prefix":"10.1007","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"33_CR1","doi-asserted-by":"crossref","unstructured":"S.D. Brown, R.J. Francis, J. Rose, S.G. Vranesic, \u00abField-Programmable Gate Arrays\u00bb, Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"33_CR2","doi-asserted-by":"crossref","unstructured":"S.M. Trimberger (ed), \u00abField-Programmable Gate Array Technology\u00bb, Kluwer Academic Publishers, 1994.","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"C. Jordan and W.P. Marnane, \u00abIncoming Inspection of FPGAs\u00bb, Proc. of IEEE European Test Conference, pp. 371\u2013377, 1993.","DOI":"10.1109\/ETC.1993.246578"},{"key":"33_CR4","unstructured":"M. Renovell, J. Figueras and Y. Zorian, \u00abTesting the Interconnect Structure of Unconfigurated FPGA\u00bb, IEEE European Test Workshop, pp. 125\u2013129, S\u00e9te (Montpellier), FRANCE, June 1996"},{"key":"33_CR5","doi-asserted-by":"crossref","unstructured":"M. Renovell, J. Figueras and Y. Zorian, \u00abTest of RAM-Based FPGA: Methodology and Application to the Interconnect\u00bb, 15th IEEE VLSI Test Symposium, pp. 230\u2013237, Monterey, CA, USA, May 1997.","DOI":"10.1109\/VTEST.1997.600278"},{"key":"33_CR6","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u00abTest Pattern and Test Generation Methodology for the Logic of RAM-Based FPGA\u00bb, IEEE Asian Test Symp., pp. 254\u2013259, Akita, Japan, November, 1997.","DOI":"10.1109\/ATS.1997.643967"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u00abTesting the Configurable Logic of RAM-based FPGA\u00bb, IEEE Int. Conf. on Design, Automation and Test in Europe, pp. 82\u201388, Paris, France, Feb 1998.","DOI":"10.1109\/DATE.1998.655840"},{"issue":"1","key":"33_CR8","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/54.655182","volume":"15","author":"M. Renovell","year":"1998","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u00abTesting the Interconnect of RAM-Based FPGAs\u00bb, IEEE Design & Test of Computer, Vol. 15, n\u22181, pp. 45\u201350, January\u2013March 1998.","journal-title":"IEEE Design & Test of Computer"},{"key":"33_CR9","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u00abSRAM-based FPGAs: Testing the RAM mode of the LUT\/RAM modules\u00bb, IEEE European Test Workshop, pp., 146\u2013151, Barcelone, Spain, May 1998."},{"key":"33_CR10","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u201cMinimizing the Number of Test Configurations for different FPGA Families\u201d, IEEE 8th Asian Test Symposium ATS99, pp. 363\u2013368, Nov. 16\u201318, Shanghai, China, 1999.","DOI":"10.1109\/ATS.1999.810776"},{"key":"33_CR11","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u00abSRAM-Based FPGA: Testing the LUT\/RAM modules\u00bb, IEEE International Test Conference, pp. 1102\u20131111, Washington, DC, USA, Oct. 18\u201323, 1998."},{"key":"33_CR12","doi-asserted-by":"crossref","unstructured":"M. Renovell, J.M. Portal, J. Figueras and Y. Zorian, \u201cTesting the Configurable Interconnect\/Logic Interface of SRAM-Based FPGA\u2019s\u201d, IEEE Int. Conf. on Design, Automation and Test in Europe DATE99, pp. 618\u2013622, March 10\u201312, Munich, Germany, 1999.","DOI":"10.1145\/307418.307576"},{"key":"33_CR13","doi-asserted-by":"crossref","unstructured":"T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira and T. Okamoto, \u00abUniversal Test Complexity of Field-Programmable Gate Arrays\u00bb, 4th Asian Test Symposium, pp. 259\u2013265, Bangalora, November 1995, India.","DOI":"10.1109\/ATS.1995.485345"},{"key":"33_CR14","doi-asserted-by":"crossref","unstructured":"H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, H. Fujiwara \u00abA Test Methodology for Interconnect Structures of LUT-based FPGAs\u00bb, IEEE 5th Asian Test Symposium, pp. 68\u201374, November 1996.","DOI":"10.1109\/ATS.1996.555139"},{"key":"33_CR15","doi-asserted-by":"crossref","unstructured":"H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, H. Fujiwara \u00abTesting for the Programming Circuits of LUT-based FPGAs\u00bb, IEEE 6th Asian Test Symposium, pp. 242\u2013247, November 1997.","DOI":"10.1109\/ATS.1997.643965"},{"key":"33_CR16","doi-asserted-by":"crossref","unstructured":"T. Inoue, S. Miyazaki and H. Fujiwara\u00abUniversal Fault Diagnosis for Lookup Table FPGAs\u00bb, IEEE Design & Test of Computer, special Issue on FPGAs, pp. 39\u201344, January\u2013March 1998.","DOI":"10.1109\/54.655181"},{"key":"33_CR17","unstructured":"M. Abramovici and C. Stroud, \u00abNo-Overhead BIST for FPGAs\u00bb, 1st IEEE International On-line Testing Workshop, pp. 90\u201392, Nice, FRANCE, 1995."},{"key":"33_CR18","doi-asserted-by":"crossref","unstructured":"C. Stroud, P. Chen, S. Konala, M. Abramovici, \u00abEvaluation of FPGA Ressources for Built-In Self Test of Programmable Logic Blocks\u00bb, Proc. of 4th ACM\/SIGDA Int. Symposium on FPGAs, pp. 107\u2013113, 1996.","DOI":"10.1109\/FPGA.1996.242437"},{"key":"33_CR19","unstructured":"M. Abramovici, C. Stroud, \u00abILA BIST for FPGAs: A Free Lunch with Gourmet Food\u00bb, 2nd IEEE International On-line Testing Workshop, pp. 91\u201395, Biarritz, FRANCE, 1996."},{"key":"33_CR20","doi-asserted-by":"crossref","unstructured":"W.K. Huang and F. Lombardi, \u00abAn Approach for Testing Programmable\/ Configurable Field Programmable Gate Arrays\u00bb, 14th IEEE VLSI Test Symposium, pp. 450\u2013455, Princeton, NJ, USA, May 1996.","DOI":"10.1109\/VTEST.1996.510892"},{"key":"33_CR21","doi-asserted-by":"crossref","unstructured":"F. Lombardi, D. Ashen, X.T. Chen, W.K. Huang \u00abDiagnosing Programmable Interconnect Systems for FPGAs\u00bb, FPGA\u201896, pp. 100\u2013106, Monterey CA, USA, 1996.","DOI":"10.1145\/228370.228385"},{"key":"33_CR22","doi-asserted-by":"crossref","unstructured":"D.G. Ashen, F.J. Meyer, N. Park and F. Lombardi, \u00abTesting of Programmable Logic Devices (PLD) with Faulty Resources\u00bb, IEEE International Workshop on Defect & Tolerance in VLSI Systems, pp. 76\u201384, Paris, October 1997.","DOI":"10.1109\/DFTVS.1997.628312"},{"key":"33_CR23","doi-asserted-by":"crossref","unstructured":"W.K. Huang, F.J. Meyer, N. Park and F. Lombardi, \u00abTesting Memory Modules in SRAM-based Configurable FPGAs\u00bb, IEEE International Workshop on Memory Technology, Design and Test, August, 1997.","DOI":"10.1109\/MTDT.1997.619399"},{"key":"33_CR24","doi-asserted-by":"crossref","unstructured":"M. Hermann and W. Hoffmann, \u00abFault modeling and test generation for FPGAs\u00bb, in R.W. Hartenstein and M.Z. Servit (eds), Lecture Notes in Computer Science, Field Programmable Logic, Springer-Verlag, pp. 1\u201310, 1994.","DOI":"10.1007\/3-540-58419-6_64"},{"key":"33_CR25","unstructured":"Xilinx, \u00abThe Programmable Logic Data Book\u00bb, San Jose, USA, 1994"},{"issue":"4","key":"33_CR26","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1109\/T-C.1974.223950","volume":"C-23","author":"W.H. Kautz","year":"1974","unstructured":"W.H. Kautz, \u00abTesting for Faults in Wiring Networks\u00bb IEEE Transactions on Computers, Vol. C-23, No. 4, pp. 358\u2013363, 1974.","journal-title":"Testing for Faults in Wiring Networks\u00bb IEEE Transactions on Computers"},{"key":"33_CR27","doi-asserted-by":"crossref","unstructured":"P. Goel and M.T. McMahon, \u00abElectronic Chip-in Place Test\u00bb Proc. of International Test Conference, pp. 83\u201390, 1982.","DOI":"10.1109\/DAC.1982.1585542"},{"key":"33_CR28","doi-asserted-by":"crossref","unstructured":"N. Jarwala and C.W. Yau, \u00abA New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Networks\u00bb Proc. of International Test Conference, pp. 63\u201370, 1989.","DOI":"10.1109\/TEST.1989.82278"},{"issue":"3","key":"33_CR29","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1145\/356914.356916","volume":"15","author":"M.S. Abadir","year":"1983","unstructured":"M.S. Abadir and J.K. Reghbati, \u00abFunctional Testing of Semiconductor Random Access Memories\u00bb, ACM Computing Surveys, 15(3), pp. 175\u2013198, 1983.","journal-title":"ACM Computing Surveys"},{"key":"33_CR30","unstructured":"A.J. Van de Goor, Testing Semiconductor Memories: Theory and Practice, John Willey & Sons, 1991."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_33","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:34Z","timestamp":1737489574000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_33","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}