{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:32Z","timestamp":1725493052820},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_4","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"29-38","source":"Crossref","is-referenced-by-count":8,"title":["A Compiler Directed Approach to Hiding Configuration Latency in Chameleon Processors"],"prefix":"10.1007","author":[{"given":"Xinan","family":"Tang","sequence":"first","affiliation":[]},{"given":"Manning","family":"Aalsma","sequence":"additional","affiliation":[]},{"given":"Raymond","family":"Jou","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"K. Bondalapati and V. K. Prasanna. \u201dmapping loops onto reconfigurable architectures\u201d. In Proc. of Inter. Workshop on Field Programmable Logic and Applications, Sep. 1998.","DOI":"10.1007\/BFb0055254"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"M. Budiu and S. C. Goldstein. \u201dfast compilation for pipelined reconfigurable fabric\u201d. In Proc. of ACM\/SIGDA Inter. Symposium on FPGA, 1999.","DOI":"10.1145\/296399.296459"},{"key":"4_CR3","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055252","volume-title":"Inter. Workshop on Field-Programmable Logic and Applications","author":"T. J. Callahan","year":"1998","unstructured":"T. J. Callahan and F. John Wawrzynek. \u201dinstruction level parallelism for recongurable computing\u201d. In Hartenstein and Keevallik, editors, Inter. Workshop on Field-Programmable Logic and Applications. Lecture Notes in Computer Science, LNCS 1482, Springer-Verlag, Aug. 1998."},{"key":"4_CR4","unstructured":"Chameleon Systems, Inc. http:\/\/www.chameleonsystems.com\/ , 2000."},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"M. Gokhale and J. Stone. \u201dNAPA C: Compiling for a hybrid risc\/fpga architcture\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1998.","DOI":"10.1109\/FPGA.1998.707890"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, and R. Laufer. PipeRench: A coprocessor streaming multimedia acceleration. In Proc. of ISCA-26, pages 28\u201339, Atlanta, Geor., May 1999.","DOI":"10.1109\/ISCA.1999.765937"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. \u201dthe chimaera reconfigurable functional unit\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1997.","DOI":"10.1109\/FPGA.1997.624608"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao. \u201d\u201d configuration prefetch for single context reconfigurable coprocessors\u201d\u201d. In Proc. of ACM\/SIGDA Inter. Symposium on FPGA, Feb. 1998.","DOI":"10.1145\/275107.275121"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"S. Hauck, Z. Li, and E. J. Schwabe. \u201dconfiguration compression for the xilinx xc6200 fpga\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1998.","DOI":"10.1109\/FPGA.1998.707891"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"J. R. Hauser and J. Wawrzynek. \u201dgarp: A mips processor with a reconfigurable coprocessor\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1997.","DOI":"10.1109\/FPGA.1997.624600"},{"key":"4_CR11","unstructured":"S. S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann Publishers, 1997."},{"key":"4_CR12","series-title":"PhD thesis","volume-title":"PRISC: Programmable Reduced Instruction Set Computers","author":"R. Razdan","year":"1994","unstructured":"R. Razdan. PRISC: Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, Division of Applied Sciences, Boston, 1994."},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"C. R. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. M. Arnold, and M. Gokhale. \u201dthe napa adaptive processing architecture\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1998.","DOI":"10.1109\/FPGA.1998.707878"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"S.K. Rajamani and P. Viswanath. \u201da quantitative analysis of the processorprogrammable logic interface\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1997.","DOI":"10.1109\/FPGA.1996.564852"},{"issue":"2","key":"4_CR15","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1006\/jpdc.1999.1551","volume":"58","author":"X. Tang","year":"1999","unstructured":"X. Tang and G. R. Gao. Automatically partitioning threads for multithreaded architectures. Journal of Parallel and Distributed Computing, 58(2):159\u2013189, Aug. 1999.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"M. Weinhardt and W. Luk. \u201dpipeline vectorization for reconfigurable systems\u201d. In Proc. of the IEEE Symposium on FCCM, Apr. 1999.","DOI":"10.1109\/FPGA.1999.803667"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:17Z","timestamp":1556921177000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_4","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}