{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:16Z","timestamp":1737492016764,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_40","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"371-378","source":"Crossref","is-referenced-by-count":1,"title":["A Hybrid Prototyping Platform for Dynamically Reconfigurable Designs"],"prefix":"10.1007","author":[{"given":"Tero","family":"Rissa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarkko","family":"Niittylahti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"40_CR1","doi-asserted-by":"crossref","unstructured":"R. W. Hartenstein, \u201cThe microprocessor is no longer general purpose: why future reconfigurable platforms will win,\u201d in Proc. 2nd Ann. IEEE Int. Conf. on Innovative Systems in Silicon, Austin, TX, USA, Oct. 8\u201310 1997, pp. 2\u201312.","DOI":"10.1109\/ICISS.1997.630241"},{"key":"40_CR2","doi-asserted-by":"crossref","unstructured":"Lu Guangming, H. Singh, Lee Ming-Hau, N. Bagherzadeh, F. J. Kurdahi, E. M. C. Filho, and V. Castro-Alves, \u201cThe MorphoSys dynamically reconfigurable system-on-chip,\u201d in Proc. 1st NASA\/DoD Workshop on Evolvable Hardware, Pasadena, CA, USA, July 19\u201321 1999, pp. 152\u2013160.","DOI":"10.1109\/EH.1999.785447"},{"key":"40_CR3","doi-asserted-by":"crossref","unstructured":"S. H.-M. Ludwig, \u201cThe design of a coprocessor board using Xilinx\u2019s XC6200 FPGA-an experience report,\u201d in Proc. 6th International Workshop on Field-Programmable Logic and Applications, Darmstadt, Germany, Sept. 23\u201325 1996, pp. 77\u201386.","DOI":"10.1007\/3-540-61730-2_8"},{"key":"40_CR4","doi-asserted-by":"crossref","unstructured":"P. I. MacKinlay, P. Y. K. Cheung, W. Luk, and R. Sandiford, \u201cRiley-2: a flexible platform for codesign and dynamic reconfigurable computing research,\u201d in Proc. 7th Int. Workshop on Field-Programmable Logic and Applications, London, UK, Sept. 1\u20133 1997, pp. 91\u2013100.","DOI":"10.1007\/3-540-63465-7_214"},{"key":"40_CR5","doi-asserted-by":"crossref","unstructured":"M. Vasilko and D. Long, \u201cRIFLE-62: a flexible environment for prototyping dynamically reconfigurable systems,\u201d in Proc. 9th IEEE Int. Workshop on Rapid System Prototyping, Leuven, Belgium, June 3\u20135 1998, pp. 130\u2013135.","DOI":"10.1109\/IWRSP.1998.676681"},{"key":"40_CR6","doi-asserted-by":"crossref","unstructured":"G. McGregor, D. Robinson, and P. Lysaght, \u201cA Hardware\/Software Co-Design Environment for Reconfigurable Logic Systems,\u201d in Proc. 8th Int. Workshop on Field-Programmable Logic and Applications, Tallinn, Estonia, Aug. 31\u2013Sept. 3 1998, pp. 259\u2013267.","DOI":"10.1007\/BFb0055253"},{"key":"40_CR7","doi-asserted-by":"crossref","unstructured":"J. Schewel, \u201cA hardware\/software co-design system using configurable computing technology,\u201d in Proc. 1st Int. Parallel Processing Symp., Orlando, FL, USA, Mar. 30\u2013Apr. 3 1996, pp. 620\u2013625.","DOI":"10.1109\/IPPS.1998.669991"},{"key":"40_CR8","unstructured":"Atmel, Inc., AT40K Series Configuration, Application Note, 1999."},{"key":"40_CR9","unstructured":"Atmel, Inc., AT40K FPGAs with FreeRAM, Databook, 1999."},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"R. Kress, R. W. Hartenstein, and U. Nageldinger, \u201cAn operating system for custom computing machines based on the Xputer paradigm,\u201d in Proc. 7th Int. Workshop on Field-Programmable Logic and Applications, London, UK, Sept. 1\u20133 1997, pp. 304\u2013313.","DOI":"10.1007\/3-540-63465-7_235"},{"key":"40_CR11","doi-asserted-by":"crossref","unstructured":"K. S. Chatha and R. Vemuri, \u201cHardware-software codesign for dynamically reconfigurable architectures,\u201d in Proc. 9th Int. Workshop on Field-Programmable Logic and Applications, Glasgow, UK, Aug. 30\u2013Sept. 1 1999, pp. 175\u2013184.","DOI":"10.1007\/978-3-540-48302-1_18"},{"key":"40_CR12","doi-asserted-by":"crossref","unstructured":"S. Sezer, J. Heron, R. Woods, R. Turner, and A. Marshall, \u201cFast partial reconfiguration for FCCMs,\u201d in Proc. IEEE Symp. on FPGAs for Custom Computing Machines, Napa Valley, CA, USA, Apr. 15\u201317 1998, pp. 318\u2013319.","DOI":"10.1109\/FPGA.1998.707934"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:31Z","timestamp":1737489571000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_40","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}