{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:49Z","timestamp":1725493069361},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_41","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"379-388","source":"Crossref","is-referenced-by-count":3,"title":["Task Rearrangement on Partially Reconfigurable FPGAs with Restricted Buffer"],"prefix":"10.1007","author":[{"given":"Hossam","family":"ElGindy","sequence":"first","affiliation":[]},{"given":"Martin","family":"Middendorf","sequence":"additional","affiliation":[]},{"given":"Hartmut","family":"Schmeck","sequence":"additional","affiliation":[]},{"given":"Bernd","family":"Schmidt","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"41_CR1","doi-asserted-by":"crossref","unstructured":"Diessel, O.; ElGindy, H.; Middendorf, M.; Schmeck, H.; Schmidt. B.: Dynamic Scheduling of Tasks on Partially Reconfigurable FPGAs. IEE-Proceedings \u2014 Computer and Digital Techniques, Vol. 147, No. 3, 2000.","DOI":"10.1049\/ip-cdt:20000485"},{"key":"41_CR2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/3-540-63465-7_218","volume-title":"Proc. 7th International Workshop on Field-Programmable Logic and Applications (FPL\u2019 97)","author":"O. Diessel","year":"1997","unstructured":"Diessel, O. and ElGindy, H.: \u2018Run-Time Compaction of FPGA Designs\u2019, Luk, W. and Cheung, P.Y.K. and Glesner, M. (Eds.), Proc. 7th International Workshop on Field-Programmable Logic and Applications (FPL\u2019 97), Springer-Verlag, Berlin, Germany, 1997, pp. 131\u2013140."},{"key":"41_CR3","unstructured":"Diessel, O. and ElGindy, H.: \u2018Partial FPGA Rearrangement by Local Repacking.\u2019 Technical Report 97-08, Department of Computer Science and Software Engineering, The University of Newcastle, 1997."},{"key":"41_CR4","first-page":"358","volume-title":"Proceedings 1st IEEE Symposium on Parallel and Distributed Processing","author":"K. Li","year":"1989","unstructured":"Li, K. and Cheng, K.H.: \u2018Complexity of Resource Allocation and Job Scheduling Problems on Partitionable Mesh Connected Systems\u2019, Proceedings 1st IEEE Symposium on Parallel and Distributed Processing, IEEE Computer Society, Los Alamitos, CA, 1989, pp. 358\u2013365."},{"key":"41_CR5","volume-title":"Proc. Metaheuristics Int. Conf.","author":"H. M\u00fchlenbein","year":"1995","unstructured":"M\u00fchlenbein, H. and Voigt, H.-M.: \u2018Gene pool recombination in genetic algorithms\u2019, Osman, I.H. and Kelly, J.P. (Eds.), Proc. Metaheuristics Int. Conf., Kluwer Academic Publishers, Norwell, 1995."},{"key":"41_CR6","volume-title":"Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA\u201999)","author":"M. Teich","year":"1999","unstructured":"Teich, M.; Fekete, S. and Schepers, J.: \u2018Compile-Time Optimization of Dynamic Hardware Reconfigurations\u2019, Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA\u201999), Las Vegas, U.S.A., 1999."},{"issue":"6","key":"41_CR7","doi-asserted-by":"publisher","first-page":"565","DOI":"10.1109\/76.475899","volume":"5","author":"J. Villasenor","year":"1995","unstructured":"Villasenor, J.; Jones, C. and Schoner, B.: \u2018Video Communications Using Rapidly Reconfigurable Hardware,\u2019 IEEE Transactions on Circuits and Systems for Video Technology, 1995, 5(6), pp. 565\u2013567.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"41_CR8","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/92.486081","volume":"4","author":"J.E. Vuillemin","year":"1996","unstructured":"Vuillemin, J.E.; Bertin, P.; Roncin, D.; Shand, M.; Touati, H.H. and Boucard, P.: \u2018Programmable Active Memories: Reconfigurable Systems Come of Age,\u2019 IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996, 4(1), pp. 56\u201369.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:29Z","timestamp":1556906789000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_41","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}