{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T20:40:01Z","timestamp":1737492001170,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_46","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"432-442","source":"Crossref","is-referenced-by-count":1,"title":["A New Floorplanning Method for FPGA Architectural Research"],"prefix":"10.1007","author":[{"given":"Frank","family":"Wolz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reiner","family":"Kolla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"46_CR1","series-title":"Lect Notes Comput Sci","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"7th Int\u2019l Workshop for Field-Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose: VPR: A New Packing, Placement and Routing Tool for FPGA Research, 7th Int\u2019l Workshop for Field-Programmable Logic and Applications, LNCS 1304, pp. 213\u2013222, 1997"},{"key":"46_CR2","doi-asserted-by":"crossref","unstructured":"John M. Emmert, Dinesh Bhatia: A Methodology for Fast FPGA Floorplanning, ACM\/SIGDA Int\u2019l Symposium on Field-Programmable Gate Arrays, pp. 47\u201356, 1999","DOI":"10.1145\/296399.296427"},{"key":"46_CR3","first-page":"226","volume-title":"Computers and Intractability: A Guide to NP-Completeness","author":"M. R. Garey","year":"1979","unstructured":"Michael R. Garey, David S. Johnson: Computers and Intractability: A Guide to NP-Completeness, Freeman, New York, 1979, p. 226"},{"issue":"5","key":"46_CR4","doi-asserted-by":"publisher","first-page":"1051","DOI":"10.1137\/S0097539792234378","volume":"24","author":"F. H\u00f6fting","year":"1995","unstructured":"Franz H\u00f6fting and Egon Wanke: Minimum Cost paths in periodic paths, SIAM Journal on Computing, Vol. 24, No. 5, pp. 1051\u20131067, October 1995","journal-title":"SIAM Journal on Computing"},{"issue":"5","key":"46_CR5","doi-asserted-by":"publisher","first-page":"998","DOI":"10.1137\/S0097539792190157","volume":"25","author":"Z. M. Kedem","year":"1996","unstructured":"Zvi M. Kedem, Gad M. Landau and Krishna V. Palem: Parallel Suffix-Prefix-Matching Algorithm and Applications, SIAM Journal on Computing, Vol. 25, No. 5, pp. 998\u20131023, October 1996","journal-title":"SIAM Journal on Computing"},{"key":"46_CR6","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1137\/0206024","volume":"6","author":"D. E. Knuth","year":"1977","unstructured":"D. E. Knuth, J. H. Morris and V. R. Pratt: Fast Pattern Matching in Strings, SIAM Journal on Computing, Vol. 6, 1977, pp. 323\u2013350","journal-title":"SIAM Journal on Computing"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"H. Krupnova, C. Rabedaoro, G. Saucier: Synthesis and Floorplanning for Large Hierachical FPGAs, ACM\/SIGDA Int\u2019l Symposium on Field-Programmable Gate Arrays, pp. 105\u2013111, 1997","DOI":"10.1145\/258305.258320"},{"key":"46_CR8","doi-asserted-by":"crossref","unstructured":"Thomas Lengauer: Combinatorial Algorithms for Integrated Circuit Layout, Teubner\/ Wiley, 1990, chap. 7.2, pp. 328\u2013377","DOI":"10.1007\/978-3-322-92106-2"},{"key":"46_CR9","doi-asserted-by":"crossref","unstructured":"Jianzhong Shi, Binesh Bhatia: Performance Driven Floorplanning for FPGA Based Designs, ACM\/SIGDA Int\u2019l Symposium on Field-Programmable Gate Arrays, pp. 112\u2013118, 1997","DOI":"10.1145\/258305.258321"},{"key":"46_CR10","unstructured":"Naveed Sherwani: Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, 3rd Edition, 1999, chap. 6, pp. 191\u2013218"},{"key":"46_CR11","unstructured":"Nozomu Togawa, Masao Sato, Tatsuo Ohtsuki: Maple: A Simultaneuous Technology Mapping, placement, and Global Routing Algorithm for Field-Programmable Gate Arrays, Int\u2019l Conference on Computer-Aided Design, 1994"},{"key":"46_CR12","unstructured":"Takayuki Yamanouchi, Kazuo Tamakashi, Takashi Kambe: Hybrid Floorplanning Based on Partial Clustering and Module Restructuring, Int\u2019l Conference on Computer-Aided Design, 1996"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T19:59:22Z","timestamp":1737489562000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_46","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}