{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:26Z","timestamp":1725493046972},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_47","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"443-448","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Self-Reconfigurable Implementations Using On-chip Memory"],"prefix":"10.1007","author":[{"given":"Sameer","family":"Wadhwa","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Dandalis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"47_CR1","doi-asserted-by":"crossref","unstructured":"J. Babb, M. Frank, and A. Agarwal. Solving graph problems with dynamic computation structures. In SPIE\u201996: High-Speed Computing, Digital Signal Processing, and Filtering using Reconfigurable Logic, 1996.","DOI":"10.1117\/12.255820"},{"key":"47_CR2","unstructured":"T.H. Cormen, C.E. Leiserson, and R.L. Rivest. Introduction to Algorithms. The MIT Press, 1993."},{"key":"47_CR3","doi-asserted-by":"crossref","unstructured":"A. Dandalis, A. Mei, and V. K. Prasanna. Domain specific mapping for solving graph problems on reconfigurable devices. In sixth IEEE Reconfigurable Architectures Workshop, April 1999.","DOI":"10.1007\/BFb0097950"},{"key":"47_CR4","doi-asserted-by":"crossref","unstructured":"A. Donlin. Self modifying circuitry \u2014 a platform for tractable virtual circuitry. In Eighth International Workshop on Field Programmable Logic and Applications, 1998.","DOI":"10.1007\/BFb0055247"},{"key":"47_CR5","doi-asserted-by":"crossref","unstructured":"P. C. French and R. W. Taylor. A self-reconfiguring processor. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 50\u201359, April 1993.","DOI":"10.1109\/FPGA.1993.279479"},{"key":"47_CR6","unstructured":"J.R. Koza, F.H. BennettIII, and J.L. Hutchings. Evolving sorting networls using genetic programming and the rapidly reconfigurable xilinx 6216 field-programmable gate array. In FPGA\u201998 Sixth International Symposium on Field Programmable Gate Arrays, February 1998."},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"R. P. S. Sidhu, A. Mei, and V. K. Prasanna. Genetic programming with self-reconfigurable fpgas. In International Workshop on Field Programming Logic and Applications, August 1998.","DOI":"10.1007\/978-3-540-48302-1_31"},{"key":"47_CR8","doi-asserted-by":"crossref","unstructured":"R. P. S. Sidhu, A. Mei, and V. K. Prasanna. String matching on multicontext fpgas using self-reconfiguration. In ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pages 217\u2013226, Monterey, CA, February 1999.","DOI":"10.1145\/296399.296463"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:12Z","timestamp":1556921172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_47","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}