{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:28Z","timestamp":1725493048561},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_56","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"515-524","source":"Crossref","is-referenced-by-count":0,"title":["The Fastest Multiplier on FPGAs with Redundant Binary Representation"],"prefix":"10.1007","author":[{"given":"Takahiro","family":"Miomo","sequence":"first","affiliation":[]},{"given":"Koichi","family":"Yasuoka","sequence":"additional","affiliation":[]},{"given":"Masanori","family":"Kanazawa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"56_CR1","doi-asserted-by":"crossref","unstructured":"A.D Booth: A Signed Binary Multiplication Technique, The Quarterly Journal of Mechanics and Applied Mathematics, Vol. IV, Part2, pp. 236\u2013240, June 1951.","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"56_CR2","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/JRPROC.1961.287779","volume":"49","author":"O.L. MacSorley","year":"1961","unstructured":"O.L. MacSorley: High-Speed Arithmetic in Binary Computers, Proceedings of IRE, Vol. 49, No. 1, pp. 67\u201391, January 1961.","journal-title":"Proceedings of IRE"},{"issue":"3","key":"56_CR3","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"EC-10","author":"A. Avizienis","year":"1961","unstructured":"A. Avizienis: Signed-Digit Number Representations for Fast Parallel Arithmetic, IRE Transactions on Electronic Computers, Vol. EC-10, No. 3, pp. 389\u2013400, September 1961.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"56_CR4","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263829","volume":"EC-13","author":"C.S. Wallace","year":"1964","unstructured":"C.S. Wallace: A Suggestion for a Fast Multiplier, IEEE Transactions on Electronic Computers, Vol. EC-13, No. 1, pp. 14\u201317, February 1964.","journal-title":"IEEE Transactions on Electronic Computers"},{"issue":"10","key":"56_CR5","doi-asserted-by":"publisher","first-page":"1014","DOI":"10.1109\/T-C.1975.224114","volume":"C-24","author":"L.P. Rubinfield","year":"1975","unstructured":"L.P. Rubinfield: A Proof of the Modified Booth\u2019s Algorithm for Multiplication, IEEE Transactions on Computers, Vol. C-24, No. 10, pp. 1014\u20131015, October 1975.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"56_CR6","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/TC.1977.1674846","volume":"C-26","author":"S.H. Unger","year":"1977","unstructured":"S.H. Unger: Tree Realization of Iterative Circuits, IEEE Transactions on Computers, Vol. C-26, No. 4, pp. 365\u2013383, April 1977.","journal-title":"IEEE Transactions on Computers"},{"key":"56_CR7","unstructured":"ANSI\/IEEE Std 754-1985: IEEE Standard for Binary Floating-Point Arithmetic, The Standards Committee of the IEEE Computer Society, August 1985."},{"key":"56_CR8","doi-asserted-by":"crossref","unstructured":"S. Kuninobu, T. Nishiyama, H. Edamatu, T. Taniguchi and N. Takagi: Design of High Speed MOS Multiplier and Divider Using Redundant Binary Representation, Proceedings of the IEEE 8th Symposium on Computer Arithmetic, pp. 80\u201386, May 1987.","DOI":"10.1109\/ARITH.1987.6158706"},{"key":"56_CR9","unstructured":"N. Takagi: Studies on Hardware Algorithms for Arithmetic Operations with a Redundant Binary Representation, Doctor Thesis, Faculty of Engineering, Kyoto University, August 1987."},{"key":"56_CR10","unstructured":"Xilinx Variable x Variable Multiplier RPMs for Virtex, Xilinx Inc, May 1999."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:06:12Z","timestamp":1556921172000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_56","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}