{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:02:26Z","timestamp":1742392946674},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_64","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T13:25:22Z","timestamp":1192886722000},"page":"595-604","source":"Crossref","is-referenced-by-count":8,"title":["StReAm: Object-Oriented Programming of Stream Architectures Using PAM-Blox"],"prefix":"10.1007","author":[{"given":"Oskar","family":"Mencer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heiko","family":"H\u00fcbert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Morf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"64_CR1","doi-asserted-by":"crossref","unstructured":"P. Bertin, D. Roncin, J. Vuillemin, Programmable Active Memories: A Performance Assessment, ACM FPGA, February 1992.","DOI":"10.1007\/3-540-56731-3_12"},{"key":"64_CR2","unstructured":"C.A.R. Hoare Communicating Sequential Processes, Prentice Hall Int., 1985."},{"key":"64_CR3","unstructured":"Embedded Solutions Handel C, http:\/\/www.embeddedsol.com\/"},{"key":"64_CR4","unstructured":"G. DeMicheli Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994."},{"key":"64_CR5","volume-title":"Pebble: A Language for Parametrised and Recon.gurable Hardware Design","author":"W. Luk","year":"1998","unstructured":"W. Luk, S. McKeever, Pebble: A Language for Parametrised and Recon.gurable Hardware Design, FPL, Tallinn, Aug. 1998."},{"key":"64_CR6","volume-title":"PAM-Blox: High Performance FPGA Design for Adaptive Computing","author":"O. Mencer","year":"1998","unstructured":"O. Mencer, M. Morf, M. J. Flynn, PAM-Blox: High Performance FPGA Design for Adaptive Computing, IEEE FCCM, Napa Valley, CA, 1998."},{"key":"64_CR7","volume-title":"A CAD Suite for High-Performance FPGA Design","author":"P. Bellows","year":"1999","unstructured":"P. Bellows, B. Hutchings, P. Bellows, J. Hawkins, S. Hemmert, B. Nelson, M. Rytting, A CAD Suite for High-Performance FPGA Design, IEEE FCCM, Napa Valley, CA, 1999."},{"key":"64_CR8","unstructured":"S. A. Guccione, et.al., JBits: A Java-based Interface for Reconfigurable Computing, 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), Laurel, Maryland, 1999."},{"key":"64_CR9","volume-title":"NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture","author":"M.B. Gokhale","year":"1999","unstructured":"M.B. Gokhale, J.M. Stone, NAPA C: Compiling for a Hybrid RISC\/FPGA Architecture, IEEE FCCM, Napa Valley, CA, 1999."},{"key":"64_CR10","volume-title":"PCI-PipeRench and SWORDAPI: A System for Stream-based Reconfigurable Computing","author":"R. Laufer","year":"1999","unstructured":"R. Laufer, R. Reed Taylor, H. Schmit PCI-PipeRench and SWORDAPI: A System for Stream-based Reconfigurable Computing, IEEE FCCM, Napa Valley, CA, 1999."},{"key":"64_CR11","unstructured":"Berkeley Brass Project, SCORE: Stream Computations Organized for Reconfigurable Execution Fast Module Mapping and Placement for Datapaths in FPGAs, http:\/\/www.cs.berkeley.edu\/Research\/Projects\/brass\/SCORE\/"},{"key":"64_CR12","volume-title":"Instruction-Level Parallelism for Reconfigurable Computing","author":"T.J. Callahan","year":"1998","unstructured":"T.J. Callahan, J. Wawrzynek, Instruction-Level Parallelism for Reconfigurable Computing, FPL, Tallinn, Estonia, Aug\u2013Sep 1998."},{"key":"64_CR13","series-title":"Lect Notes Comput Sci","volume-title":"Markov Ciphers and Diffierential Cryptanalysis","author":"X. Lai","year":"1991","unstructured":"X. Lai, et. al., Markov Ciphers and Diffierential Cryptanalysis, EUROCRYPT\u2019 91, Lecture Notes in Computer Science 547, Springer-Verlag, 1991."},{"key":"64_CR14","unstructured":"S. Rixner, et. al., A Bandwidth-Efficient Architecture for Media Processing, MICRO, Dallas, Nov. 1998."},{"key":"64_CR15","volume-title":"Mapping Applications to the RaPiD Configurable Architecture","author":"C. Ebeling","year":"1997","unstructured":"C. Ebeling, et. al., Mapping Applications to the RaPiD Configurable Architecture, IEEE FCCM, Napa Valley, CA, 1997."},{"key":"64_CR16","doi-asserted-by":"crossref","unstructured":"S. Bakshi, D.D. Gajski, Partitioning and Pipelining for Performance-Constrained Hardware\/Software Systems, IEEE Transaction on VLSI Systems, Dec. 1999.","DOI":"10.1109\/92.805749"},{"key":"64_CR17","volume-title":"Hardware Software Tri-Design of Encryption for Mobile Communication Units","author":"O. Mencer","year":"1998","unstructured":"O. Mencer, M. Morf, M. Flynn, Hardware Software Tri-Design of Encryption for Mobile Communication Units, ICASSP, Seattle, May 1998."},{"key":"64_CR18","doi-asserted-by":"crossref","unstructured":"O. Mencer, L. S\u00e9m\u00e9ria, M. Morf, J.M. Delosme, Application of Reconfigurable CORDIC Architectures, The Journal of VLSI Signal Processing, Special Issue: VLSI on Custom Computing Technology, Kluwer, March 2000.","DOI":"10.1007\/978-1-4615-4417-3_6"},{"key":"64_CR19","unstructured":"O. Mencer, M. Platzner, Dynamic Circuit Generation for Boolean Satisfiability in an Object-Oriented Design Environment, HICSS (ConfigWare), Jan. 1999."},{"key":"64_CR20","volume-title":"PhD Thesis","author":"O. Mencer","year":"2000","unstructured":"O. Mencer, Rational Arithmetic Units in Computer Systems, PhD Thesis (with M.J. Flynn), E.E. Dept., Stanford, March2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_64","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T18:06:01Z","timestamp":1556906761000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_64"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_64","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}