{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:37:11Z","timestamp":1725493031667},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678991"},{"type":"electronic","value":"9783540446149"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/3-540-44614-1_67","type":"book-chapter","created":{"date-parts":[[2007,10,20]],"date-time":"2007-10-20T17:25:22Z","timestamp":1192901122000},"page":"626-635","source":"Crossref","is-referenced-by-count":0,"title":["Generating Addresses for Multi-dimensional Array Access in FPGA On-chip Memory"],"prefix":"10.1007","author":[{"given":"A. C.","family":"D\u00f6ring","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Lustig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2002,4,12]]},"reference":[{"key":"67_CR1","unstructured":"Actel Corporation. ProASIC 500K Family Datasheet, advanced v.3 edition, December 1999."},{"key":"67_CR2","unstructured":"Altera Corporation. APEX 20K Programmmable Logic Device Family, November 1999."},{"key":"67_CR3","unstructured":"Andreas Gieriet. Re: Indexing functions. Usenet Newsgroup contribution, January 2000. http:\/\/comp.lang.vhdl,comp.lsi,comp.arch.fpga ."},{"key":"67_CR4","series-title":"Lect Notes Comput Sci","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/BFb0055246","volume-title":"Field Programmable Logic and Applications\u2019 98","author":"R.W. Hartenstein","year":"1998","unstructured":"R.W. Hartenstein, M. Herz, T. Hoffmann, and U. Nadeldinger. Exploiting contemporary memory techniques in reconfigurable architectures. In Field Programmable Logic and Applications\u2019 98, number 1482in LNCS, pages 189\u2013198. Springer, 1998."},{"key":"67_CR5","unstructured":"John D. Lipson. Elements of Algebra and Algebraic Computing. Addison Wesley, 1981."},{"key":"67_CR6","doi-asserted-by":"crossref","unstructured":"Herman Schmit and Donald E. Thomas. Address generation for memories containing multiple arrays. In Proceedings of the 1995 IEEE\/ACM international conference on Computer-aided design, pages 510\u2013514, 1995.","DOI":"10.1109\/ICCAD.1995.480164"},{"key":"67_CR7","doi-asserted-by":"crossref","unstructured":"Herman Schmit and Donald E. Thomas. Address generation for memories containing multiple arrays. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(5):377\u2013385, May 1998.","DOI":"10.1109\/43.703919"},{"key":"67_CR8","doi-asserted-by":"crossref","unstructured":"Steven J. E. Wilton, Jonathan Rose, and Svonko G. Vranesic. The memory\/logic interface in fpga\u2019s with large embedded memory arrays. IEEE Transactions on Very Large Scale Integration Systems, 7(1):80\u201391, March 1999.","DOI":"10.1109\/92.748203"},{"key":"67_CR9","unstructured":"XILINX Inc. Virtex-E Field Programmable Gate Arrays, January 2000."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-44614-1_67","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,3]],"date-time":"2019-05-03T22:05:57Z","timestamp":1556921157000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-44614-1_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678991","9783540446149"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-44614-1_67","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[2000]]}}}